EP0487328A2
Expired / Lapsed
EP
⏱️ 0.0 years remaining
Semiconductor decoding device comprising a MOS FET for discharging an output terminal
Assignee: NEC Corp
•
Filing: 1991-11-20
•
Granted: —
•
Expires: 2011-11-20
Abstract
Abstract For implementation typically as an IC, a semiconductor decoding device comprises an additional MOS FET (26) of a first conductivity type between ground and output terminals, each (12) of which is connected to a power supply terminal (19) through a load MOS FET (18) of a second conductivity type and to a parallel circuit (13) of a plurality of MOS FET's (14-1 etc) of the first conductivity type. Connected to the additional MOS FET and such load MOS FET's and supplied with a control input signal, a charge control section (27) puts the additional MOS FET in a conductive and a non-conductive state while putting each load MOS FET in an off and an on state. Preferably, a current limiting MOS FET (28) of the second conductivity type is connected between the supply terminal and the load MOS FET's and to a current limiting circuit (31-33) for limiting a load current which flows through the current limiting MOS FET and each load MOS FET put in the on state. Alternatively, the current limiting MOS FET is connected between each output terminal and the supply terminal. In this event, a current control circuit is supplied with the control input signal to put the additional MOS FET in the conductive and the non-conductive state while putting and isolating the current limiting MOS FET in an off state and from the control imput signal. Another control circuit is supplied with another control input signal to put in an on state the current limiting MOS FET isolated from the first-mentioned control input signal.
Inventors
- 👤 Masahiko Kashimura
Bibliographic Details
Application Number
—
Jurisdiction
EP
Data Source
google_patents
Last Synchronized
2026-11-05 19:24
CPC Classifications
G; G11; G11C; G11C8/00; G11C8/10; G11C11/00; G11C11/21; G11C11/34; G11C11/40; G11C11/401; G11C11/4063; G11C11/407
Claims Analysis
Total Claims: 5
Claim 1
Independent Claim
226 words
A semiconductor decoding device having an output terminal and including a parallel circuit of a plurality of MOS field effect transistors of a predetermined conductivity type connected to said output terminal, signal supply means connected to said parallel circuit for supplying said parallel circuit with input signals which are equal in number to said plurality and have a predetermined combination of first and second input levels, a load circuit connected to said output terminal, and power supply means connected to said load circuit for supplying electric power to said load circuit to make said semiconductor decoding device decode the first and the second input levels of said predetermined combination into a decoded level for supply to said output terminal with a decoded signal having said decoded level, said semiconductor decoding device comprising: a charge control circuit comprising an additional MOS field effect transistor of said predetermined conductivity type connected to said output terminal and having a conductive and a non-conductive state; and charge control means connected to said load circuit and said additional MOS field effect transistor for putting said load circuit in an inactive state and said additional MOS field effect transistor in said conductive state in a first time interval and said load circuit in an active state and said additional MOS field effect transistor in said non-conductive state in a second time interval.
Claim 2
Dependent Claim
41 words
A semiconductor decoding device as claimed in Claim 1, further comprising load current limiting means connected to said load circuit for limiting a load current which flows through said load circuit when said load circuit is put in said active state.
Claim 3
Dependent Claim
192 words
A semiconductor decoding device as claimed in Claim 2, wherein: said load circuit comprises: a load MOS field effect transistor of an opposite conductivity type which is opposite to said predetermined conductivity type, said load MOS field effect transistor being connected to said output terminal; and connecting means for connecting said load MOS field effect transistor to said power supply means; said charge control means comprising a control input conductor connected to said additional and said load MOS field effect transistors and supplied with a control input signal having a first control level during said first time interval and a second control level during said second time interval, the control input signal of said first control level being for putting said additional MOS field effect transistor in said conductive state and said load MOS field effect transistor in an off state to put said load circuit in said inactive state, the control input signal of said second control level being for putting said additional MOS field effect transistor in said non-conductive state and said load MOS field effect transistor in an on state to put said load circuit in said active state.
Claim 4
Dependent Claim
134 words
A semiconductor decoding device as claimed in Claim 3, wherein: said connecting means comprises a current limiting MOS field effect transistor which has said opposite conductivity type and through which and through said load MOS field effect transistor said load current flows when said load MOS field effect transistor is put in said on state, said current limiting MOS field effect transistor being capable of always allowing said load current to flow therethrough when energized by said power supply means and furthermore when said load MOS field effect transistor is put in said on state; said load current limiting means comprising a current limiting circuit connected to said current limiting MOS field effect transistor for limiting the load current flowing therethrough while said load MOS field effect transistor is put in said on state.
Claim 5
Dependent Claim
339 words
A semiconductor decoding device as claimed in Claim 2, wherein: said load circuit composes a current limiting MOS field effect transistor of an opposite conductivity type which is opposite to said predetermined conductivity type, said current limiting MOS field effect transistor being connected to said output terminal and said power supply means; said charge control means comprising a first control circuit connected to said additional and said current limiting MOS field effect transistors and supplied with a first control input signal having a first primary control level during said first time interval and a second primary control level during said second time interval, the first control input signal of said first primary control level being for putting said additional MOS field effect transistor in said conductive state and said current limiting MOS field effect transistor in an off state to put said load circuit in said inactive state, the first control input signal of said second primary control level being for putting said additional MOS field effect transistor in said non-conductive state and for substantially isolating said current limiting MOS field effect transistor from said first control input signal; said load current limiting means comprising a second control circuit connected to said current limiting MOS field effect transistor and supplied with a second control input signal having a first secondary control level during a predetermined interval immediately following said first time interval in said second time interval and a second secondary control level during a remaining portion of said second time interval, said remaining portion being equal to said second time interval less said predetermined interval, the second control input signal of said first and said second secondary control levels being for putting said current limiting MOS field effect transistor in an on state to put said load circuit in said active state, the second control input signal of said second secondary control level being for causing a less load current to flow through said load circuit than the second control input signal of said first secondary control level.
References Cited (Backward Citations)
No citation records indexed.
USPTO Annuity & Maintenance Windows
Maintenance schedule is calculated for granted US utility patents.