EP0484128A1
Expired / Lapsed
EP
⏱️ 0.0 years remaining
Semiconductor memory and method of manufacturing the same
Assignee: NEC Corp
•
Filing: 1991-10-30
•
Granted: —
•
Expires: 2011-10-30
Abstract
Abstract A method of producing a highly reliable mask ROM and the product produced by the method are disclosed. The method is characterized by comprising the steps of forming low doped source-drains to relax the electric field between the gate electrode and drain, thereby suppressing the creation of hot carriers, and of depositing dielectrics of a predetermined thickness between neighbouring gates to control the projection range of impurities implanted into the source-drain region of the bit into which data is to be written, the thickness of the dielectrics being determined such that the projection range does not exceed the junction depth of the source-drain in order to preclude the formation of parasitically doped layers which cause punch-through across an unwritten transistor.
Inventors
- 👤 Kazuhiro Tasaka
Bibliographic Details
Application Number
—
Jurisdiction
EP
Data Source
google_patents
Last Synchronized
2026-10-28 22:26
CPC Classifications
H; H10; H10B; H10B20/00; H10B20/27; H10B20/30; H10B20/38; H10B20/383; H10B20/60; H10B20/65
Claims Analysis
Total Claims: 14
Claim 1
Independent Claim
141 words
A method of manufacturing a semiconductor memory, comprising the steps of; (a) forming a first dielectric as a gate dielectric on a major surface of a semiconductor substrate of a first conductivity type; (b) forming a plurality of gate electrodes on the first dielectric; (c) implanting impurity ions of a second conductivity type into the semiconductor substrate using the gate electrodes as masks to form source-drain diffusion layers, thereby forming bits of the semiconductor memory; (d) forming a second dielectric of a prescribed thickness on the first dielectric between the gate electrodes; (e) coating a photoresist over the existing surface, the photoresist having an opening above each bit into which data is to be written; and (f) implanting impurity ions of the second conductivity type into the semiconductor substrate using the photoresist as a mask to write data in the bit.
Claim 2
Dependent Claim
90 words
The method according to claim 1, wherein step (b) includes a step of forming the gate electrodes so that the ratio of the height of the gate electrodes to the distance between neighbouring gate electrodes equals or exceeds 1, and step (d) includes a step of depositing the second dielectric to a thickness 1/2 or more the distance between the neighbouring gate electrodes and a step of etching back the second dielectric to leave the prescribed thickness of the second dielectric unetched on the first dielectric between the gate electrodes.
Claim 3
Dependent Claim
49 words
The method according to claim 1, wherein the prescribed thickness of the second dielectric is determined so that the projection range of the implanting ion beam used in step (f) scattered forward through the second dielectric into the source-drain region does not exceed the junction depth of the source-drain.
Claim 4
Dependent Claim
49 words
The method according to claim 1, wherein the first and second conductivity types are P and N respectively, the length of each gate electrode is designed to be on the order of submicrometers and in step (c) ion implantation is performed to form N⁻-type diffusion layers of the source-drains.
Claim 5
Dependent Claim
49 words
The method according to claim 2, wherein the prescribed thickness of the second dielectric is determined so that the projection range of the implanting ion beam used in step (f) scattered forward through the second dielectric into the source-drain region does not exceed the junction depth of the source-drain.
Claim 6
Dependent Claim
44 words
The method according to claim 4, wherein in step (f) a kind and concentration of impurity ions in the implanting ion beam are so selected as to form an N⁻ type channel doped layer in the bit into which data is to be written.
Claim 7
Independent Claim
266 words
A method of manufacturing a semiconductor memory device which includes a peripheral circuit region as well as a memory region, comprising the steps of: (a) forming a field layer on a major surface of a semiconductor substrate of a first conductivity type; (b) forming a first dielectric as a gate dielectric; (c) forming gate electrodes on the first dielectric wherein a plurality of the gate electrodes are formed in the memory region and at least one gate electrode is formed in the peripheral circuit region; (d) implanting low-concentration impurity ions of a second conductivity type into the semiconductor substrate using the gate electrodes as masks to form lightly doped source-drain diffusion layers, thereby forming bits of the memory and lightly doped layers of an LDD transistor in the peripheral circuit region; (e) forming a second dielectric of a prescribed thickness on the first dielectric between the gate electrodes in the memory region, and at the same time, forming the second dielectric on the sides of each gate electrode in the peripheral circuit region; (f) implanting high-concentration impurity ions of the second conductivity type into the semiconductor substrate using the gate electrodes and the second dielectrics as masks to form a highly doped source-drain of the second conductivity type of the LDD transistor in the peripheral circuit region; (g) coating a photoresist over the existing surface, this photoresist having an opening above each bit into which data is to be written; and (h) implanting impurity ions of the second conductivity type into the semiconductor substrate using the photoresist as a mask to write data in the bit.
Claim 8
Dependent Claim
112 words
The method according to claim 7, wherein step (c) includes a step of forming the gate electrodes so that the ratio of the height of the gate electrodes to the distance between neighbouring gate electrodes equals or exceeds 1, and step (e) includes a step of depositing the second dielectric to a thickness 1/2 or more the distance between the neighbouring gate electrodes and a step of etching back the second dielectric to leave the prescribed thickness of the second dielectric unetched on the first dielectric between the gate electrodes in the memory region and to leave the second dielectric on the sides of each gate electrode in the peripheral circuit region.
Claim 9
Dependent Claim
49 words
The method according to claim 7, wherein the prescribed thickness of the second dielectric is determined so that the projection range of the implanting ion beam used in step (h) scattered forward through the second dielectric into the source-drain region does not exceed the junction depth of the source-drain.
Claim 10
Dependent Claim
66 words
The method according to claim 7, wherein the first and second conductivity types are P and N types respectively, the length of each electrode is designed to be on the order of submicrometers, lightly doped source-drain layers and lightly doped layers of the LDD transistor in step (d) are N⁻-type diffusion layers, and the highly doped source-drain in step (f) is of a N⁺-type diffusion layer.
Claim 11
Dependent Claim
49 words
The method according to claim 8, wherein the prescribed thickness of the second dielectric is determined so that the projection range of the implanting ion beam used in step (h) scattered forward through the second dielectric into the source-drain region does not exceed the junction depth of the source-drain.
Claim 12
Dependent Claim
45 words
The method according to claim 7, wherein in step (h) a kind and concentration of impurity ions in the implanting ion beam are so selected as to form an N⁻ type channel doped layer in each bit into which a data is to be written.
Claim 13
Dependent Claim
161 words
A semiconductor memory comprising: a first dielectric formed as a gate dielectric on a major surface of a semiconductor substrate of a first conductivity type; a plurality of gate electrodes formed on the first dielectric, these gate electrodes having a gate length of submicrometer size; low doped source-drains of a second conductivity type formed so as to be self-aligned with the gate electrodes in said semiconductor substrate; and a second dielectric of a prescribed thickness formed on said first dielectric between the gate electrodes; wherein the channel region of the bit in which data has been written is a low doped layer of the second conductivity type, and the prescribed thickness of the second dielectric is determined so that the projection range of the implanting ion beam incident for writing data which is scattered forward through the second dielectric into the source-drain region of a bit into which the data is written does not exceed the junction depth of the source-drain.
Claim 14
Dependent Claim
21 words
A semiconductor memory according to claim 13, wherein said first conductivity type is P and said second conductivity type is N.
References Cited (Backward Citations)
US4145701A
Cited
USPTO Annuity & Maintenance Windows
Maintenance schedule is calculated for granted US utility patents.