← Back to Patent Explorer
EP0454414A2 Expired / Lapsed EP ⏱️ 0.0 years remaining

Video signal display

Assignee: Sony Electronics Inc
•
Filing: 1991-04-23
•
Granted: —
•
Expires: 2011-04-23
📄 Original PDF 🌐 Google Patents 🔄 Sync Now

Abstract

Abstract An interactive high definition display system generates (48) its own graphics display data, accepts multiple video signals (12) and graphics display signals (16, 20) based upon multiple standards, and selectively produces therefrom an integrated video and graphics display featuring multiple images or compositing. The incoming video signals (12) are decoded (30) into corresponding RGB signals, digitised (30) and written into memory (30). The incoming and internally generated graphics display data signals are also written into memory (42). According to preprogrammed instructions, or interactively according to instructions received via a computer interface (46), an integrated, multiple image or composite display pattern with both active video and graphics display images can be generated by selecting from and arranging for display the stored video and graphics display data, and viewed on a high definition display or stored on a high definition video tape recorder.

Inventors

  • 👤 Kumar B. Swamy
  • 👤 Michael T. Mackay
  • 👤 Patrice J. Capitant
  • 👤 Vinson R. Perry

Bibliographic Details

Application Number —
Jurisdiction EP
Data Source google_patents
Last Synchronized 2026-10-26 14:30
CPC Classifications
G; G09; G09G; G09G5/00; G09G5/36; G06; G06F; G06F3/00; G06F3/14; H; H04; H04N; H04N5/00; H04N5/222; H04N5/262; H04N5/268; H04N5/44; H04N5/445; H04N5/45; H04N9/00; H04N9/64; H04N9/641; G09G2340/00; G09G2340/12; G09G2340/125; G09G5/39; G09G5/395; G09G5/397

Claims Analysis

Total Claims: 14
Claim 1
Independent Claim 113 words
A video and graphics signal storage and display system comprising: video signal decoder and digitiser means, included within receiving and storage circuits (30a to 30h), for receiving and decoding a plurality of video signals into corresponding RGB component signals and for digitising and storing the RGB signals; a source (18, 22, 48) of graphics data signals; graphics data storage means (42) connected to the graphics data signal source for storing the graphics data signals; and display signal selector and arranger means (34, 36, 38, 44) for selecting from among the stored RGB signals and the stored graphics data signals and for arranging the selected signals in a pattern suitable for simultaneous display thereof.
Claim 2
Dependent Claim 48 words
A system according to claim 1, wherein the source (18, 22, 48) of graphics data signals comprises graphics data signal generator means (48) for generating graphics data signals, and graphics data signal input means (46) for receiving a graphics data signal input from an external source (18, 22).
Claim 3
Dependent Claim 39 words
A system according to claim 1 or claim 2, wherein the display signal selector and arranger means (34, 36, 38, 44) comprises display pixel memory means (34) for storing the selected RGB signals and the selected graphics data signals.
Claim 4
Dependent Claim 86 words
A video and graphics display system comprising: video signal decoder and digitiser means (30a to 30h) for decoding and digitising a plurality of video signals; video signal memory means (30a to 30h) connected to the video signal decoder and digitiser means for storing the digitised video signals; and display selector and arranger means (34, 36, 38, 44) connected to the video signal memory means for selecting from among the stored video signals and for arranging the selected signals in a pattern suitable for simultaneous display thereof.
Claim 5
Dependent Claim 86 words
A system according to claim 4, comprising graphics data signal generator means (48) for generating a graphics data signal, graphics data signal receiving means (46) for receiving a graphics data signal supplied by an external source (18, 22), and a graphics data signal memory (42) for storing the generated and received graphics data signals, the display selector and arranger means (34, 36, 38, 44) being connected to the graphics data signal memory (42) and being capable of further selecting from among the stored graphics data signals.
Claim 6
Dependent Claim 49 words
A system according to claim 5, wherein the video signal decoder and digitiser means comprises a plurality of circuit card assemblies (30a to 30h), at least one of which circuit card assemblies contains circuitry for decoding a video signal into corresponding RGB signals and for digitising the RGB signals.
Claim 7
Dependent Claim 52 words
A system according to claim 5, wherein the video signal decoder and digitiser means comprises a plurality of circuit card assemblies (30a to 30h), at least one of which circuit card assemblies contains circuitry for selectively decoding a graphics data signal into corresponding RGB signals and for selectively digitising the RGB signals.
Claim 8
Dependent Claim 40 words
A system according to claim 5, claim 6 or claim 7, wherein the display selector and arranger means (34, 36, 38, 44) comprises video source pixel memory means (34) for storing the digitised video signals in a pixel mapped format.
Claim 9
Dependent Claim 61 words
A system according to claim 8, wherein the display selector and arranger means (34, 36, 38, 44) comprises addressing means (48, 18) for programmably addressing memory locations within the video source pixel memory means (34) to access the selected signals, reading means (44) for reading the stored graphics data signals, and a display frame memory (38) for storing the arranged signals.
Claim 10
Independent Claim 52 words
A system according to any one of claims 5 to 9, wherein the display selector and arranger means (34, 36, 38, 44) comprises computer interface means (46) coupled to receive signals from an external computer (18) for interactively designating the selection of the stored signals and the arrangement of the selected signals.
Claim 11
Dependent Claim 46 words
A system according to any one of claim 5 to 10, wherein the graphics data signal generator means comprises a microprocessor circuit (48) and the graphics data signal receiving means comprises a data bus interface circuit (46) coupled to receive an externally generated graphics data signal.
Claim 12
Independent Claim 67 words
A method of providing a multiple image video display, the method comprising the steps of: (a) decoding multiple video signals; (b) digitising the decoded video signals; (c) storing the digitised video signals; (d) selecting from among the stored signals; (e) selectively arranging and storing the selected signals; (f) selectively recording the arranged and stored selected signals; and (g) selectively displaying the arranged and stored selected signals simultaneously.
Claim 13
Dependent Claim 54 words
A method according to claim 12, the method comprising the steps of: (h) selectively generating a graphics data signal; (i) selectively receiving a graphics data signal from an external source; (j) storing the generated and received graphics data signals; and (k) including the stored graphics data signals when selecting from among the stored signals.
Claim 14
Dependent Claim 22 words
A method according to claim 12 or claim 13, comprising the step of interactively controlling the performance of steps (d) and (e).

References Cited (Backward Citations)

No citation records indexed.

USPTO Annuity & Maintenance Windows

Maintenance schedule is calculated for granted US utility patents.

Assigned Categories & Tags

No categories assigned to this patent yet.

Assign Category Tag