Claims Analysis
Total Claims: 11
Claim 1
Independent Claim
75 words
A cell signal processing circuit comprising: first means (2) for adding a dummy signal comprising bit signals in a direct current balanced state to an end portion of respective inputted time series cell signals; and second means (12) for separating said time series cell signals with said dummy signals added thereto at a position of said respective dummy signals, processing the respective separated cell signals in cell units, and outputting the time series cell signals.
Claim 2
Dependent Claim
24 words
A cell signal processing circuit according to claim 1, wherein said separation is carried out at a "0" bit position of said dummy signal.
Claim 3
Dependent Claim
41 words
A cell signal processing circuit according to claim 1 or 2, wherein an electric-photo converter (6) and a photoelectric converter (9) are provided between said first means and said second means and at an output section of said second means, respectively.
Claim 4
Dependent Claim
116 words
An optical switch apparatus which is adapted to convert an inputted electric signal the form of time series cells to an optical signal by an electric-photo converter (6), performing a change-over operation by optical switch means (8) and exchanging the inputted signal, comprising: first means (2) coupled to an input section of said electric-photo converter for adding a dummy signal comprising bit signals in a direct current balanced state to an end portion of said respective input signal cells, wherein said optical switch means separates said input signal cells with said dummy signals added thereto at positions of said dummy signals, exchanges said separated cell signals in cell units, and outputs a time series optical signal.
Claim 5
Dependent Claim
23 words
An optical switch apparatus according to claim 4, wherein said separation is carried out at a "0" bit position of said dummy signal.
Claim 6
Dependent Claim
99 words
An optical switch apparatus according to claim 4 or 5 further comprising, a photoelectric converter (9) coupled to an output section of said optical switch means for converting said time series optical cell signal to an electric signal, a clock recovery circuit (13) for extracting a clock signal from an output from said photoelectric converter, a cell synchronization circuit (14) for extracting a cell synchronizing signal from an output from said photoelectric converter, and a decision circuit (11) for decision the output from said photoelectric converter by the use of the clock signal extracted by said clock recovery circuit.
Claim 7
Dependent Claim
39 words
An optical switch apparatus according to claim 6, wherein said cell synchronization circuit has a filter (15) being tuned with a switching cycle frequency which comprises a circuit for extracting a cell cycle frequency component from said dummy signal.
Claim 8
Dependent Claim
39 words
An optical switch apparatus according to claim 7, wherein said dummy signal is scrambled, and said dummy signal is composed of the same number of identical sequential codes, said number being not less than the number of scramble stages.
Claim 9
Dependent Claim
43 words
An optical switch apparatus according to claim 6, wherein said cell synchronization circuit is supplied with a clock signal from said clock recovery circuit and an output from said decision circuit, and formed of a logical processing circuit for detecting said dummy signal.
Claim 10
Dependent Claim
43 words
An optical switch apparatus according to claim 7, 8 or 9, wherein said dummy signal is composed of a sequence of bit signals "0" and a sequence of bit signals "1" including the same bit number as said sequence of bit signals "0".
Claim 11
Dependent Claim
72 words
An optical switch apparatus according to claim 4, wherein said dummy signal is composed of a sequential bit signal "0" having a length longer than a time period required to change over said optical switch stages and a phase deviation period among a plurality of optical cell signals inputted to said optical switching stages and a sequential bit signal "1" having the same length as that of said sequential bit signal "0".