EP0431754A2
Expired / Lapsed
EP
⏱️ 0.0 years remaining
Color translation circuit
Assignee: Advanced Micro Devices Inc
•
Filing: 1990-11-05
•
Granted: —
•
Expires: 2010-11-05
Abstract
Abstract Disclosed is a color translation circuit utilizing a monitor circuit to identify and prioritize windows to be displayed in a multi window environment on a screen. Through the use of the monitor circuitry the size of video memory is reduced.
Inventors
- 👤 David M. Bakhmutsky
Bibliographic Details
Application Number
—
Jurisdiction
EP
Data Source
google_patents
Last Synchronized
2026-11-01 07:44
CPC Classifications
G; G09; G09G; G09G5/00; G09G5/14; G09G5/02; G09G5/06
Claims Analysis
Total Claims: 5
Claim 1
Independent Claim
218 words
A color translation circuit for providing electrical signals to a display device utilizing pixels to display information in a first and a second region on the screen of said device and further using colors selected from first and second groups of colors, said circuit comprising: memory means having M addressable locations for storing digital information representative of displayable colors and supplying digital signals as outputs from said memory means in response to addressing the storage locations, said memory means including a first group of addressable locations for storing color information for said first region, a second group of addressable locations for storing color information for said second region and an output for providing digital signals from said addressable locations; monitor circuit means having inputs for receiving pixel position information and an output coupled to said memory means, said monitor circuit means including means for storing information indicative of the boundaries on said screen of said first and second regions and means for comparing pixel position information with the stored region boundary information and providing an output signal to said memory means which identifies the group of addressable locations which includes the address having the color pixel information for the pixel to be displayed when the position of the to be displayed pixel is within one of said regions.
Claim 2
Dependent Claim
45 words
The circuit of Claim 1, wherein said monitor circuit means includes priority circuit means operative to provide to said memory means the identity of the group containing the address of the pixel to be displayed in those areas in which the boundaries of regions overlap.
Claim 3
Dependent Claim
41 words
The circuit of Claims 1 or 2, wherein said color translation circuit further includes converter circuit means coupled to the output of said memory means for converting digital information received from addressed memory locations in said memory means to analog signals.
Claim 4
Dependent Claim
18 words
The circuit of Claim 1, wherein said means for storing information indicative of the region boundaries comprise registers.
Claim 5
Dependent Claim
109 words
The circuit of Claims 1 or 2, wherein said monitor circuit means includes first and second registers for storing region boundary locations in a first axis, first and second comparator circuits associated with said first and second register respectively, said comparators each having a first input coupled to its associated register and a second input for receiving pixel position information for said first axis, said first and second comparator circuits each having an output terminal for providing an output signal, said comparator circuits being programmed such that an output signal is produced by both of said comparator circuits when the pixel position falls between the stored region boundary locations.
References Cited (Backward Citations)
No citation records indexed.
USPTO Annuity & Maintenance Windows
Maintenance schedule is calculated for granted US utility patents.