EP0386947A2
Expired / Lapsed
EP
⏱️ 0.0 years remaining
Dynamic random access memory cell
Assignee: STMicroelectronics lnc USA
•
Filing: 1990-03-01
•
Granted: —
•
Expires: 2010-03-01
Abstract
Abstract A method for forming a memory cell for a dynamic random access memory includes the steps of first forming the transistors having gate electrodes (34) and source/drain regions (44) on either side thereof. An isolation trench (48) is formed in one of the source/drain regions with a portion (52) remaining. A masking layer (56) is formed over the surface of the substrate and an opening (62) formed therein to expose the source/drain region (52) and associated tungsten layer (50). A conductive plug (62) is formed in the opening followed by formation of an oxide layer (66). The plug (62) comprises the lower plate of the capacitor and then a conformal layer of conductive material (68) is formed over the surface thereof to comprise the upper plate of the capacitor. A planarized layer of oxide (69) is formed over the substrate and an opening (70) formed therein to expose the other of the source/drain regions (44). A contact plug (76) is formed in the opening (70) followed by formation of the interconnect layer (78).
Inventors
- 👤 Timothy E. Turner
Bibliographic Details
Application Number
—
Jurisdiction
EP
Data Source
google_patents
Last Synchronized
2026-10-29 09:01
CPC Classifications
H; H10; H10B; H10B12/00; H10B12/30; H10B12/31; H10B12/37; H10B12/377; H10B12/01; H10B12/02; H10B12/03; H10B12/033; H10B12/0335; H10B12/05; H10B12/053; H10B12/34; H10D; H10D30/00; H10D30/60; H10D30/64; H10D30/65; H10D30/658; H10D30/791; H10D30/795; H10D30/797
Claims Analysis
Total Claims: 26
Claim 1
Independent Claim
137 words
A memory cell for a dynamic random access memory, comprising: a semiconductor substrate having at least one surface; an MOS transistor formed in said one surface of said substrate and having a gate electrode separated from the surface of the substrate by a gate oxide layer to define a channel thereunder with source/drain regions disposed on either side of said channel; a plug of conductive material contacting one of said source/drain regions and extending upward therefrom and having an upper surface and at least one side surface disposed at an angle with respect to the surface of the substrate, said plug forming the lower plate of a storage capacitor; a layer of insulating material disposed over said plug; and a layer of conductive material disposed over said insulating layer to form the upper plate of said capacitor.
Claim 2
Dependent Claim
137 words
A memory cell for a dynamic random access memory, comprising: a semiconductor substrate having at least one surface; an MOS transistor formed in said one surface of said substrate and having a gate electrode separated from the surface of the substrate by a gate oxide layer to define a channel thereunder with source/drain regions disposed on either side of said channel; a plug of conductive material contacting one of said source/drain regions and extending upward therefrom and having an upper surface and at least one side surface disposed at an angle with respect to the surface of the substrate, said plug forming the lower plate of a storage capacitor; a layer of insulating material disposed over said plug; and a layer of conductive material disposed over said insulating layer to form the upper plate of said capacitor.
Claim 3
Dependent Claim
94 words
The memory cell of Claim 1 and further comprising: a layer of interlevel oxide disposed over the transistor and the layer of conductive material; a contact opening formed through said layer of interlevel oxide to expose the source/drain region on the opposite side of the gate of said transistor from said plug; a conductive contact formed in said contact opening to contact the exposed source/drain region; and a layer of conductive interconnecting material disposed on the upper surface of said layer of interlevel oxide to interconnect said contact with other portions of the substrate.
Claim 4
Dependent Claim
61 words
The memory cell of Claim 1 wherein the memory cell is disposed adjacent other memory cells in an array of like memory cells each having storage capacitors, said layer of insulating material that forms the upper plate of said capacitor being a portion of a continuous sheet of conductive material forming the upper plate of adjacent storage capacitors in the array.
Claim 5
Dependent Claim
60 words
The memory cell of Claim 1 wherein the memory cell is part of an array of like memory cells and there is at least one additional memory cell in the array wherein said source/drain region on the opposite side of said gate electrode from said plug in the memory cell is a common source/drain region with the additional memory cell.
Claim 6
Dependent Claim
34 words
The memory cell of Claim 1 wherein said layer of insulating material disposed between said plug and said layer of conductive material forming the upper plate of the capacitor is comprised of titanium dioxide.
Claim 7
Dependent Claim
13 words
The memory cell of Claim 1 wherein said plug is comprised of tungsten.
Claim 8
Dependent Claim
25 words
The memory cell of Claim 1 wherein said plug has four side surfaces disposed at an angle with respect to the surface of the substrate.
Claim 9
Independent Claim
232 words
A method for forming a memory cell for a dynamic random access memory, comprising: providing a substrate having at least one surface; forming an MOS transistor on the surface of the substrate having a gate electrode separated from the surface of the substrate by a layer of gate oxide to define a channel thereunder, the transistor having source/drain regions on either side of the channel; forming a layer of masking material over the transistor; patterning the masking layer to define an opening therein to expose a portion of one of the source/drain regions of the MOS transistors; depositing a conductive material in the opening to form a plug having an upper surface and at least one side surfaces, the plug defining the lower plate of a storage capacitor; removing the masking layer and depositing a conformal layer of insulating material over the plug and transistor to a predetermined thickness; forming a conformal layer of conductive material over the conformal layer of insulating material, the portion of the conformal conductive layer overlying the plug comprising the upper plate of the storage capacitor; forming a planarized layer of insulating material over the conductive layer; forming an opening through the planarized layer of insulating material, the conformal conductive layer and the conformal layer of insulating material to expose the other of the source/drain regions of the MOS transistor; and forming a contact in the opening.
Claim 10
Independent Claim
232 words
A method for forming a memory cell for a dynamic random access memory, comprising: providing a substrate having at least one surface; forming an MOS transistor on the surface of the substrate having a gate electrode separated from the surface of the substrate by a layer of gate oxide to define a channel thereunder, the transistor having source/drain regions on either side of the channel; forming a layer of masking material over the transistor; patterning the masking layer to define an opening therein to expose a portion of one of the source/drain regions of the MOS transistors; depositing a conductive material in the opening to form a plug having an upper surface and at least one side surfaces, the plug defining the lower plate of a storage capacitor; removing the masking layer and depositing a conformal layer of insulating material over the plug and transistor to a predetermined thickness; forming a conformal layer of conductive material over the conformal layer of insulating material, the portion of the conformal conductive layer overlying the plug comprising the upper plate of the storage capacitor; forming a planarized layer of insulating material over the conductive layer; forming an opening through the planarized layer of insulating material, the conformal conductive layer and the conformal layer of insulating material to expose the other of the source/drain regions of the MOS transistor; and forming a contact in the opening.
Claim 11
Dependent Claim
76 words
The method of Claim 8 and further comprising forming a layer of insulating material over the gate electrode of the MOS transistor on all sides thereof and on the upper surface thereof prior to formation of the plug wherein the step of forming the opening in the masking layer comprises forming the opening to overlap the one source/drain region of the MOS transistor and at least a portion of the gate electrode of the MOS transistor.
Claim 12
Dependent Claim
115 words
The method of Claim 8 wherein the step of forming the masking layer, patterning the masking layer, and depositing the conductive material in the opening comprises: forming a layer of tungsten on the one source/drain region; forming the layer of masking material over the transistor; patterning the masking layer to define an opening to expose at least a portion of the layer of tungsten disposed over the one source/drain region; and depositing tungsten in the opening such that it builds upward from the exposed portion of the tungsten layer to create an essentially vertical plug having an upper surface and at least two side surfaces, the plug defining the lower plate of the storage capacitor.
Claim 13
Dependent Claim
15 words
The method of Claim 8 wherein the conformal layer of insulating material comprises titanium dioxide.
Claim 14
Dependent Claim
34 words
The method of Claim 8 wherein the conformal layer of conductive material comprises the upper plate of the storage capacitor in a plurality of adjacent memory cells in an array of like memory cells.
Claim 15
Dependent Claim
137 words
The method of Claim 8 wherein the step of forming the contact comprises: forming a layer of tungsten over the other of the source/drain regions prior to forming the first layer of masking material over the transistor; exposing the upper surface of the tungsten layer during the step of forming the opening in the second layer of insulating material; forming a layer of insulating material on the sidewalls of the opening to insulate the portion of the conformal conductive layer adjacent to the opening; depositing tungsten in the opening such that it is formed upward from the exposed surface of the tungsten layer over the other of the source/drain regions; and forming a conductive interconnect pattern on the upper surface of the planarized layer of insulating material and contacting the tungsten in the bottom of the opening.
Claim 16
Dependent Claim
12 words
The method of Claim 8 wherein the plug has four side surfaces.
Claim 17
Independent Claim
353 words
A method for forming a memory cell for a dynamic random access memory, comprising: providing a semiconductor substrate; forming an MOS transistor on one surface of the semiconductor substrate having a gate electrode separated from the surface of the substrate by a layer of gate oxide and source/drain regions on either side of the gate electrode; forming a layer of insulating material over the exposed surfaces of the gate electrode; forming a layer of tungsten over the source/drain regions; forming a layer of masking material over the transistor; patterning the masking layer to define an opening over at least a portion of one of the source/drain regions to expose the tungsten layer on the surface thereof; depositing tungsten in the opening such that the tungsten builds up from the exposed surface of the tungsten layer on the surface of the one source/drain region and extending upward through the opening to form a plug having an upper surface and at least two side surfaces, which plug comprises the lower plate of a memory cell storage capacitor; removing the masking layer; depositing a conformal layer of insulating material over the plug and the transistor; depositing a conformal layer of conductive material over the conformal layer of insulating material, the portion of the conformal layer of conductive material overlying the plug comprising the upper electrode of the capacitor; forming a planarized layer of insulating material over the substrate; forming an opening through the planarized layer of insulating material, the conformal conductive layer and the conformal layer of insulating material to expose at least a portion of the upper surface of the tungsten layer over the other of the source/drain regions; forming a sidewall insulating layer on the sidewalls of the opening in the planarized layer of insulating material to insulate the portion of the conformal conductive layer proximate to the opening; depositing tungsten in the opening such that it is formed upward from the surface of the exposed portion of the tungsten layer overlying the other of the source/drain regions; and forming a conductive pattern on the upper surface of the second layer of insulating material.
Claim 18
Independent Claim
353 words
A method for forming a memory cell for a dynamic random access memory, comprising: providing a semiconductor substrate; forming an MOS transistor on one surface of the semiconductor substrate having a gate electrode separated from the surface of the substrate by a layer of gate oxide and source/drain regions on either side of the gate electrode; forming a layer of insulating material over the exposed surfaces of the gate electrode; forming a layer of tungsten over the source/drain regions; forming a layer of masking material over the transistor; patterning the masking layer to define an opening over at least a portion of one of the source/drain regions to expose the tungsten layer on the surface thereof; depositing tungsten in the opening such that the tungsten builds up from the exposed surface of the tungsten layer on the surface of the one source/drain region and extending upward through the opening to form a plug having an upper surface and at least two side surfaces, which plug comprises the lower plate of a memory cell storage capacitor; removing the masking layer; depositing a conformal layer of insulating material over the plug and the transistor; depositing a conformal layer of conductive material over the conformal layer of insulating material, the portion of the conformal layer of conductive material overlying the plug comprising the upper electrode of the capacitor; forming a planarized layer of insulating material over the substrate; forming an opening through the planarized layer of insulating material, the conformal conductive layer and the conformal layer of insulating material to expose at least a portion of the upper surface of the tungsten layer over the other of the source/drain regions; forming a sidewall insulating layer on the sidewalls of the opening in the planarized layer of insulating material to insulate the portion of the conformal conductive layer proximate to the opening; depositing tungsten in the opening such that it is formed upward from the surface of the exposed portion of the tungsten layer overlying the other of the source/drain regions; and forming a conductive pattern on the upper surface of the second layer of insulating material.
Claim 19
Dependent Claim
30 words
The method of Claim 15 wherein the step of forming the opening in the masking layer comprises forming the opening such that it overlaps a portion of the gate electrode.
Claim 20
Dependent Claim
15 words
The method of Claim 15 wherein the conformal layer of insulating material comprises titanium dioxide.
Claim 21
Independent Claim
326 words
A method for forming memory cells in a dynamic random access memory array, comprising: providing a semiconductor substrate; forming a plurality of longitudinal gate electrodes on the surface of a substrate and separated from the surface of the substrate by a layer of gate oxide, said longitudinal gate electrodes substantially evenly spaced apart; forming source/drain regions between the longitudinal gate electrodes; forming isolation trenches in alternating ones of the source/drain regions, a portion of the source/drain region in which each of the isolation trenches was formed remaining on either side of the isolation trench; forming a masking layer over the transistors and the isolation trenches; forming openings in the masking layer to expose at least a portion of each of the portions of the source/drain regions adjacent to the isolation trenches; depositing a layer of conductive material in the openings and extending upward from the remaining portion of the source/drain regions adjacent each of the isolation trenches to the surface of the masking layer to form a plug in each of the openings that comprises the lower plate of a memory cell storage capacitor; removing the masking layer; forming a conformal layer of insulating material over the plugs the transistors and the isolation trenches; forming a conformal layer of conductive material over the conformal layer of insulating material; forming a planarized layer of insulating material over the conformal layer of conductive material; forming a plurality of openings through the planarized layer of insulating material, the conformal layer of conductive material and the conformal layer of insulating material to expose a portion of each of the other of the source/drain regions on the opposite side of the gate electrodes from the isolation trenches; forming a contact in each of the openings to the exposed portions of the other of the source/drain regions; and forming an interconnect pattern on the upper surface of the second layer of insulating material between the contacts and peripheral circuitry on the substrate.
Claim 22
Independent Claim
326 words
A method for forming memory cells in a dynamic random access memory array, comprising: providing a semiconductor substrate; forming a plurality of longitudinal gate electrodes on the surface of a substrate and separated from the surface of the substrate by a layer of gate oxide, said longitudinal gate electrodes substantially evenly spaced apart; forming source/drain regions between the longitudinal gate electrodes; forming isolation trenches in alternating ones of the source/drain regions, a portion of the source/drain region in which each of the isolation trenches was formed remaining on either side of the isolation trench; forming a masking layer over the transistors and the isolation trenches; forming openings in the masking layer to expose at least a portion of each of the portions of the source/drain regions adjacent to the isolation trenches; depositing a layer of conductive material in the openings and extending upward from the remaining portion of the source/drain regions adjacent each of the isolation trenches to the surface of the masking layer to form a plug in each of the openings that comprises the lower plate of a memory cell storage capacitor; removing the masking layer; forming a conformal layer of insulating material over the plugs the transistors and the isolation trenches; forming a conformal layer of conductive material over the conformal layer of insulating material; forming a planarized layer of insulating material over the conformal layer of conductive material; forming a plurality of openings through the planarized layer of insulating material, the conformal layer of conductive material and the conformal layer of insulating material to expose a portion of each of the other of the source/drain regions on the opposite side of the gate electrodes from the isolation trenches; forming a contact in each of the openings to the exposed portions of the other of the source/drain regions; and forming an interconnect pattern on the upper surface of the second layer of insulating material between the contacts and peripheral circuitry on the substrate.
Claim 23
Dependent Claim
25 words
The method of Claim 18 and further comprising forming a field implant in the bottom of the isolation trenches prior to forming the masking layer.
Claim 24
Dependent Claim
63 words
The method of Claim 18 and further comprising forming a layer of tungsten over the source/drain regions in which the trenches are formed after formation of the source/drain regions and wherein the conductor material of the plug is tungsten that is formed by depositing tungsten upward from a portion of the tungsten layer remaining over the source/drain regions adjacent to the isolation trenches.
Claim 25
Dependent Claim
44 words
The method of Claim 18 and further comprising forming a layer of insulating material over each of the gate electrodes prior to forming the masking layer and wherein each of the openings formed in the masking layer overlap each of the associated gate electrodes.
Claim 26
Dependent Claim
15 words
The method of Claim 18 wherein the first layer of insulating material is titanium dioxide.
References Cited (Backward Citations)
No citation records indexed.
USPTO Annuity & Maintenance Windows
Maintenance schedule is calculated for granted US utility patents.