← Back to Patent Explorer
EP0370133A1 Expired / Lapsed EP ⏱️ 0.0 years remaining

Process for producing printed-circuit boards

Assignee: Siemens AG
•
Filing: 1988-11-24
•
Granted: —
•
Expires: 2008-11-24
📄 Original PDF 🌐 Google Patents 🔄 Sync Now

Abstract

Abstract Translated from German Auf ein elektrisch isolierendes Substrat (1) werden nacheinander eine erste Metallschicht (2) und ein Plating Resist aufgebracht. Nach dem Belichten und Entwickeln des elektrophoretisch aufgebrachten Plating Resists verbleiben nur dessen belichteten Bereiche (30), so daß auf die übrigen dem Leiterbild entsprechenden Bereiche eine zweite Metallschicht (4) galvanisch aufgebracht werden kann. Anschließend wird ein Solder Resist (5) ebenfalls elektrophoretisch aufgebracht. Nach dem Belichten und Entwickeln des Solder Resist (5) verbleiben nur die belichteten Bereiche (50) auf den späteren Leiterbahnen. Zur Fertigstellung der Leiterplatte braucht dann nur noch das belichtete Plating Resist (30) gestrippt und die dadurch freigelegte erste Metallschicht (2) abgeätzt zu werden. A first metal layer (2) and a plating resist are applied in succession to an electrically insulating substrate (1). After exposure and development of the electrophoretically applied plating resist, only its exposed areas (30) remain, so that a second metal layer (4) can be galvanically applied to the remaining areas corresponding to the conductor pattern. Then a solder resist (5) is also applied electrophoretically. After the exposure and development of the solder resist (5), only the exposed areas (50) remain on the later conductor tracks. To finish the printed circuit board, only the exposed plating resist (30) then has to be stripped and the first metal layer (2) thus exposed has to be etched off.

Inventors

  • 👤 Antoon Dipl.-Ing. Mattelin

Bibliographic Details

Application Number —
Jurisdiction EP
Data Source google_patents
Last Synchronized 2026-11-05 14:59
CPC Classifications
H; H05; H05K; H05K3/00; H05K3/22; H05K3/24; H05K3/243; H05K3/02; H05K3/06; H05K3/061; H05K3/064; H05K3/10; H05K3/108; H05K3/28; H05K1/00; H05K1/02; H05K1/0284; H05K2201/00; H05K2201/09; H05K2201/09009; H05K2201/09118; H05K2203/00; H05K2203/05; H05K2203/0562; H05K2203/0571; H05K2203/0582; H05K2203/13; H05K2203/1333; H05K2203/135; H05K3/30; H05K3/32; H05K3/34; H05K3/3465; H05K3/3473; H05K3/40; H05K3/42; H05K3/425; H05K3/426

Claims Analysis

Total Claims: 0
No claims parsed yet. Click Sync Now above to re-index claims from Google Patents.

References Cited (Backward Citations)

WO1979000083A1 Cited
US4608274A Cited
EP0133917A2 Cited
DE3628340A1 Cited

USPTO Annuity & Maintenance Windows

Maintenance schedule is calculated for granted US utility patents.

Assigned Categories & Tags

No categories assigned to this patent yet.

Assign Category Tag