EP0349495A2
Expired / Lapsed
EP
⏱️ 0.0 years remaining
CMOS voltage multiplier
Assignee: STMicroelectronics SRL
•
Filing: 1989-06-16
•
Granted: —
•
Expires: 2009-06-16
Abstract
Abstract A wholly integrated, multistage, CMOS voltage multiplier utilizes as a diode structure for transferring electric charge from an input node to an output node of each stage an enhancement type MOS transistor, the gate of which is coupled to the same switching phase to which the output capacitor of the stage is connected by means of a coupling capacitor. During a semicycle of charge transfer through said MOS transistor, the coupling capacitor charges through a second MOS transistor of the same type and having the same threshold of said charge transfer MOS transistor, connected in a diode configuration between the output node of the stage and the gate of the charge transfer MOS transistor, in order to cut-off the latter when reaching a voltage lower than the voltage reached by the output node by a value equal to the threshold value of said second transistor. In this way, a significant voltage drop across the charge transfer transistor is efficiently eliminated, thus allowing the generation of a sufficiently high output voltage though having available a relatively low supply voltage.
Inventors
- 👤 Marco Olivo
- 👤 Luigi Pascucci
- 👤 Corrado Villa
Bibliographic Details
Application Number
—
Jurisdiction
EP
Data Source
google_patents
Last Synchronized
2026-11-05 17:42
CPC Classifications
G; G11; G11C; G11C16/00; G11C16/02; G11C16/06; G11C16/30; G11C5/00; G11C5/14; G11C5/145; H; H02; H02M; H02M3/00; H02M3/02; H02M3/04; H02M3/06; H02M3/07; H02M3/073
Claims Analysis
Total Claims: 4
Claim 1
Independent Claim
376 words
A wholly integrated, multistage, CMOS voltage multiplier comprising a plurality of diodes or equivalent integrated structures functionally connected in series between a supply terminal and an output terminal through which a current may be delivered at a voltage having an absolute value higher than the absolute value of a supply voltage applied to said supply terminal and at least a stage output capacitor connected between each intermediate node between any two diodes of said series of diodes and between said output terminal and alternately a first and a second rail to which are respectively applied two square-wave switching signals, in phase opposition to each other and having a high absolute value which is substantially equal to the absolute value of said supply voltage and a substantially nil low absolute value, wherein at least one of said diode equivalent integrated structures comprises a first enhancement-type CMOS transistor of a first type of polarity, having a source and a drain functionally connected respectively to a first intermediate node and to a successive second intermediate node of said series or to said output terminal, a body electrically short-circuited to said drain and a gate which is coupled through a coupling capacitor to the one of said first and second rails to which said stage output capacitor, connected to said successive second intermediate node of the series or to said output terminal is connected; a second enhancement-type CMOS transistor, having the same polarity and a threshold voltage identical to said first enhancement-type CMOS transistor and having a drain and a body connected in common to said successive second intermediate node of the series and a gate and a source connected in common to the gate of said first CMOS transistor; said coupling capacitor charging through said second transistor, for determining the cut-off of said first transistor during a conducting phase of the latter, at a maximum voltage having an absolute value lower than the absolute value of the voltage of said successive intermediate node by a quantity equal to the absolute value of the threshold voltage of said second transistor, and allowing electric charge transfer from said first intermediate node to said successive second intermediate node or to said output terminal through said first transistor under a null threshold condition.
Claim 2
Dependent Claim
376 words
A wholly integrated, multistage, CMOS voltage multiplier comprising a plurality of diodes or equivalent integrated structures functionally connected in series between a supply terminal and an output terminal through which a current may be delivered at a voltage having an absolute value higher than the absolute value of a supply voltage applied to said supply terminal and at least a stage output capacitor connected between each intermediate node between any two diodes of said series of diodes and between said output terminal and alternately a first and a second rail to which are respectively applied two square-wave switching signals, in phase opposition to each other and having a high absolute value which is substantially equal to the absolute value of said supply voltage and a substantially nil low absolute value, wherein at least one of said diode equivalent integrated structures comprises a first enhancement-type CMOS transistor of a first type of polarity, having a source and a drain functionally connected respectively to a first intermediate node and to a successive second intermediate node of said series or to said output terminal, a body electrically short-circuited to said drain and a gate which is coupled through a coupling capacitor to the one of said first and second rails to which said stage output capacitor, connected to said successive second intermediate node of the series or to said output terminal is connected; a second enhancement-type CMOS transistor, having the same polarity and a threshold voltage identical to said first enhancement-type CMOS transistor and having a drain and a body connected in common to said successive second intermediate node of the series and a gate and a source connected in common to the gate of said first CMOS transistor; said coupling capacitor charging through said second transistor, for determining the cut-off of said first transistor during a conducting phase of the latter, at a maximum voltage having an absolute value lower than the absolute value of the voltage of said successive intermediate node by a quantity equal to the absolute value of the threshold voltage of said second transistor, and allowing electric charge transfer from said first intermediate node to said successive second intermediate node or to said output terminal through said first transistor under a null threshold condition.
Claim 3
Dependent Claim
22 words
The CMOS voltage multiplier of claim 1, wherein said supply voltage is a positive voltage and said CMOS transistors are p-channel transistors.
Claim 4
Dependent Claim
22 words
The CMOS voltage multiplier of claim 1, wherein said supply voltage is a negative voltage and said CMOS transistors are n-channel transistors.
References Cited (Backward Citations)
No citation records indexed.
USPTO Annuity & Maintenance Windows
Maintenance schedule is calculated for granted US utility patents.