Patent US5140550A successfully refreshed from Google Patents.
Patent US4790380A successfully refreshed from Google Patents.
EP0347763A2
Expired / Lapsed
EP
⏱️ 0.0 years remaining
Dual rotating priority arbitration method for a multiprocessor memory bus
Assignee: Modular Computer Systems Inc
•
Filing: 1989-06-16
•
Granted: —
•
Expires: 2009-06-16
Abstract
Abstract In a multiprocessor system with a common bus and a central arbitration controller, which samples the request status of every system agent, the arbitration controller grants bus accesses based on an arbitration scheme consisting of two rotating queues with a fixed priority between the queues.
Inventors
- 👤 William E. Earnshaw
- 👤 Steven J. Mckinney
Bibliographic Details
Application Number
—
Jurisdiction
EP
Data Source
google_patents
Last Synchronized
2026-10-31 08:50
CPC Classifications
G; G06; G06F; G06F13/00; G06F13/14; G06F13/36; G06F13/362; G06F13/364
Claims Analysis
Total Claims: 8
Claim 1
Independent Claim
188 words
A multiprocessor system, comprising: a common bus; a plurality of first system agents connected to the bus and a plurality of second system agents connected to the bus, each system agent having means for selectively generating a request signal to request access to the bus; and central arbitration controller means for sampling the request signals generated by the system agents and for granting bus access based on an arbitration scheme having a plurality of rotating queues with a fixed priority between the queues, the central arbitration controller means including first latch means for storing request signals generated by the first system agents first combinatorial logic means, responsive to the signals stored by the first latch means, for selecting the next first system agent to have priority, among the plurality of first system agents, in accessing the bus, and first FIFO memory means for storing a signal identifying a first system agent that was previously selected to have priority among the plurality of first system agents in accessing the bus, wherein the first combinatorial logic means is additionally responsive to the signal stored in the first FIFO memory means.
Claim 2
Dependent Claim
188 words
A multiprocessor system, comprising: a common bus; a plurality of first system agents connected to the bus and a plurality of second system agents connected to the bus, each system agent having means for selectively generating a request signal to request access to the bus; and central arbitration controller means for sampling the request signals generated by the system agents and for granting bus access based on an arbitration scheme having a plurality of rotating queues with a fixed priority between the queues, the central arbitration controller means including first latch means for storing request signals generated by the first system agents first combinatorial logic means, responsive to the signals stored by the first latch means, for selecting the next first system agent to have priority, among the plurality of first system agents, in accessing the bus, and first FIFO memory means for storing a signal identifying a first system agent that was previously selected to have priority among the plurality of first system agents in accessing the bus, wherein the first combinatorial logic means is additionally responsive to the signal stored in the first FIFO memory means.
Claim 3
Dependent Claim
35 words
A multiprocessor system as defined in claim 1, wherein the central arbitration controller means further comprises a NOR gate, the NOR gate having input ports which receive the signals stored by the first latch means.
Claim 4
Dependent Claim
111 words
A multiprocessor system as defined in claim 1, wherein the first latch means is actuated at predetermined intervals to store request signals generated by the first system agents, wherein the first combinatorial logic means generates an output signal identifying the next first system agent selected, wherein the first FIFO memory means has a clock port and has an input port which receives the output signal of the first combinatorial logic means, and wherein the central arbitration controllers means further comprises means for conveying a signal to the clock port of the first FIFO memory means for each predetermined period during which at least one first system agent generates a request signal.
Claim 5
Dependent Claim
32 words
A multiprocessor system as defined in claim 3, wherein the means for conveying a signal to the clock port comprises a NOR gate and an AND gate connected to the NOR gate.
Claim 6
Dependent Claim
41 words
A multiprocessor system as defined in claim 3, wherein the means for conveying a signal to the clock port comprises delay means for delaying the signal conveyed to the clock port to permit signal propagation through the first combinatorial logic means.
Claim 7
Dependent Claim
114 words
A multiprocessor systems as defined in claim 1, wherein the central arbitration controller means further comprises: second latch means for storing request signals generated by the second system agents; second combinatorial logic means, responsive to the signals stored by the second latch means, for selecting the next second system agent to have priority, among the plurality of second system agents, in accessing the bus; and second FIFO memory means for storing a signal identifying a second system agent that was previously selected to have priority among the plurality of second system agents in accessing the bus, wherein the second combinatorial logic means is additionally responsive to the signal stored in the second FIFO means.
Claim 8
Dependent Claim
46 words
A multiprocessor system as defined in claim 6, wherein the central arbitration controller means further comprises fixed priority resolver means, connected to the first and second combinatorial logic means, for determining whether a first system agent or a second system agent will next access the bus.
References Cited (Backward Citations)
No citation records indexed.
USPTO Annuity & Maintenance Windows
Maintenance schedule is calculated for granted US utility patents.