EP0341887A2
Expired / Lapsed
EP
⏱️ 0.0 years remaining
Frame buffer memory device
Assignee: Brother Industries Ltd
•
Filing: 1989-05-03
•
Granted: —
•
Expires: 2009-05-03
Abstract
Abstract In a frame buffer memory device utilizing a plurality of dual port memories, the data having been stored in each of the dual port memories are outputted as one raster data in address order. The data to be outputted are read out from the memories in address order, thus the data are treated as one successive data without detect means for detecting the end or start of data regardless of the volume and are outputted.
Inventors
- 👤 Tomoaki C/O Brother Kogyo K.K. Hattori
Bibliographic Details
Application Number
—
Jurisdiction
EP
Data Source
google_patents
Last Synchronized
2026-11-09 23:02
CPC Classifications
G; G06; G06F; G06F5/00; G06F5/06; G06F5/16; G06F12/00; G06F12/02; G06F12/06; G06F12/0607
Claims Analysis
Total Claims: 5
Claim 1
Independent Claim
121 words
A frame buffer memory device having a plurality of storage units, each of said storage units respectively having an address and including memory areas whose memory capacity is a predetermined value, said frame buffer memory device comprising: designate means for designating one of said storage units based upon the addresses; output means for outputting data stored in said storage unit designated by said designate means and other storage units having succeeding addresses; control means for controlling said output means so as to output the data in accordance with the addresses corresponding to the memory areas at which the data having been stored; and conversion means for converting the configuration of the data outputted from said output means into serial data configuration.
Claim 2
Dependent Claim
121 words
A frame buffer memory device having a plurality of storage units, each of said storage units respectively having an address and including memory areas whose memory capacity is a predetermined value, said frame buffer memory device comprising: designate means for designating one of said storage units based upon the addresses; output means for outputting data stored in said storage unit designated by said designate means and other storage units having succeeding addresses; control means for controlling said output means so as to output the data in accordance with the addresses corresponding to the memory areas at which the data having been stored; and conversion means for converting the configuration of the data outputted from said output means into serial data configuration.
Claim 3
Dependent Claim
22 words
The frame buffer memory device according to claim 1 wherein each of said storage units comprises a plurality of dual port memories.
Claim 4
Dependent Claim
21 words
The frame buffer memory device according to claim 1 or 2 wherein said output means outputs data in 16-bits parallel configuration.
Claim 5
Dependent Claim
27 words
The frame buffer memory device according to claim 1, 2 or 3 wherein said predetermined value of said memory capacity is 64 (K words) x 16 (bits).
References Cited (Backward Citations)
No citation records indexed.
USPTO Annuity & Maintenance Windows
Maintenance schedule is calculated for granted US utility patents.