EP0341851A2
Expired / Lapsed
EP
⏱️ 0.0 years remaining
Method and apparatus for interleaved encoding
Assignee: Digital Equipment Corp
•
Filing: 1989-04-24
•
Granted: —
•
Expires: 2009-04-24
Abstract
Abstract An apparatus and method for interleaved encoding data symbols into code words using a Reed-Solomon error correction code. The invention finds particular utility for the recovery of computer data stored on mass storage media, such as disks.
Inventors
- 👤 Lih-Jyh Weng
Bibliographic Details
Application Number
—
Jurisdiction
EP
Data Source
google_patents
Last Synchronized
2026-10-23 21:19
CPC Classifications
H; H03; H03M; H03M13/00; H03M13/03; H03M13/05; H03M13/13; H03M13/15; H03M13/27
Claims Analysis
Total Claims: 3
Claim 1
Independent Claim
120 words
An encoder for interleaved encoding of "Lk" data symbols, where "L" and "k" are positive integers, using a Reed-Solomon error correction code ("ECC") over a Galois Field which is too small to protect the Lk data symbols without interleaving the ECC, and using a generator polynomial therefor in which each term has a coefficient multiplied by a variable raised to a power, said encoder comprising: A. a plurality of arithmetic processing means, each arithmetically manipulating said data symbols by said coefficients of said generator polynomial; and B. a plurality of shift registers each including "L" storage units; C. wherein said shift registers and said arithmetic processing means are electrically connected in a feedback arrangement in accordance with said generator polynomial.
Claim 2
Dependent Claim
120 words
An encoder for interleaved encoding of "Lk" data symbols, where "L" and "k" are positive integers, using a Reed-Solomon error correction code ("ECC") over a Galois Field which is too small to protect the Lk data symbols without interleaving the ECC, and using a generator polynomial therefor in which each term has a coefficient multiplied by a variable raised to a power, said encoder comprising: A. a plurality of arithmetic processing means, each arithmetically manipulating said data symbols by said coefficients of said generator polynomial; and B. a plurality of shift registers each including "L" storage units; C. wherein said shift registers and said arithmetic processing means are electrically connected in a feedback arrangement in accordance with said generator polynomial.
Claim 3
Dependent Claim
57 words
The encoder in accordance with Claim 1, wherein said storage units are connected to successively receive symbols each of which corresponds to one of said data symbols, and said arithmetic processing means combines each said symbol with another symbol corresponding to a data symbol that is "L" symbols away from said one symbol in said data sequence.
References Cited (Backward Citations)
No citation records indexed.
USPTO Annuity & Maintenance Windows
Maintenance schedule is calculated for granted US utility patents.