EP0335125A2
Expired / Lapsed
EP
⏱️ 0.0 years remaining
DRAM with redundancy and improved testability
Assignee: Motorola Solutions Inc
•
Filing: 1989-03-02
•
Granted: —
•
Expires: 2009-03-02
Abstract
Abstract A read/write memory has bit line pairs variously having a first or a second true/complement orientation. Data is selectively coupled to and from the bit line pairs to and from a data line pair via a column decoder. The memory has redundant bit line pairs aligned in the first true/complement arrangement. When a redundant bit line pair is implemented, the logic state of the data is inverted both for reading and for writing if the replaced bit line pair is of the second true/complement orientation. This results in the voltage impressed onto the memory cell for a given logic state is the same for the redundant bit line pair as for the bit line pair that it replaced.
Inventors
- 👤 Richard D. Crisp
- 👤 George Greg Watkins
- 👤 George P. Hoekstra
Bibliographic Details
Application Number
—
Jurisdiction
EP
Data Source
google_patents
Last Synchronized
2026-11-08 17:12
CPC Classifications
G; G06; G06F; G06F12/00; G11; G11C; G11C29/00; G11C29/70; G11C29/78; G11C29/04; G11C29/08; G11C29/12; G11C29/18; G11C29/24; G11C29/36
Claims Analysis
Total Claims: 8
Claim 1
Independent Claim
420 words
In a memory (55) having a read mode and a write mode, comprising: a normal array (61) of memory cells located at intersections of word lines and bit lines, said bit lines arranged in a plurality of bit line pairs each having one of a first and a second true/complement orientation, each bit line pair characterized as having an address and as developing a voltage differential of a polarity representative of one of first and second logic states; decoder means (66) for selectively coupling a selected bit line pair from the plurality of bit line pairs to a data line pair in response to a plurality of address signals, a particular combination of address signals being the address of a particular bit line pair, whereby the selected bit line pair and the data line pair to which the selected bit line pair is coupled both have a voltage differential of the same polarity and representative of the same logic state; a redundant column (63) having a redundant bit line pair of the first true complement orientation for replacing a defective bit line pair of the plurality of bit line pairs; redundant decoder means (57) for coupling the redundant bit line pair to the data line pair in response to the address of the defective bit line pair; the improvement comprising: detection means (68, 69) for providing an invert signal if the defective bit line pair has a different true/complement orientation than that of the redundant bit line pair; output means (72, 73) for providing an output signal at the logic state which is the same as that present on the data line pair when the memory is in the read mode and the detection means has not provided the invert signal and for providing the output signal at the logic state which is opposite to that present on the data line pair when the memory (55) is in the read mode and the detection means (68, 69) has provided the invert signal; and input means for providing the voltage differential onto the data line pair representative of the logic state of an input signal when the memory is in the write mode and the detection means (68, 69) has not provided the invert signal and for providing the voltage differential onto the data line pair representative of the logic state opposite to that of the logic state of the input signal when the memory is in the write mode and the detection means (68, 69) has provided the invert signal.
Claim 2
Dependent Claim
420 words
In a memory (55) having a read mode and a write mode, comprising: a normal array (61) of memory cells located at intersections of word lines and bit lines, said bit lines arranged in a plurality of bit line pairs each having one of a first and a second true/complement orientation, each bit line pair characterized as having an address and as developing a voltage differential of a polarity representative of one of first and second logic states; decoder means (66) for selectively coupling a selected bit line pair from the plurality of bit line pairs to a data line pair in response to a plurality of address signals, a particular combination of address signals being the address of a particular bit line pair, whereby the selected bit line pair and the data line pair to which the selected bit line pair is coupled both have a voltage differential of the same polarity and representative of the same logic state; a redundant column (63) having a redundant bit line pair of the first true complement orientation for replacing a defective bit line pair of the plurality of bit line pairs; redundant decoder means (57) for coupling the redundant bit line pair to the data line pair in response to the address of the defective bit line pair; the improvement comprising: detection means (68, 69) for providing an invert signal if the defective bit line pair has a different true/complement orientation than that of the redundant bit line pair; output means (72, 73) for providing an output signal at the logic state which is the same as that present on the data line pair when the memory is in the read mode and the detection means has not provided the invert signal and for providing the output signal at the logic state which is opposite to that present on the data line pair when the memory (55) is in the read mode and the detection means (68, 69) has provided the invert signal; and input means for providing the voltage differential onto the data line pair representative of the logic state of an input signal when the memory is in the write mode and the detection means (68, 69) has not provided the invert signal and for providing the voltage differential onto the data line pair representative of the logic state opposite to that of the logic state of the input signal when the memory is in the write mode and the detection means (68, 69) has provided the invert signal.
Claim 3
Dependent Claim
40 words
The memory (55) of claim 1 wherein the bit line pairs at an odd address are characterized as having the first true/complement orientation and the bit line pairs at an even address are characterized as having the second true/complement orientation.
Claim 4
Dependent Claim
68 words
The memory of claim 2, wherein the detection means (68, 69) comprises: redundancy detection means (68) for providing a redundancy signal if the plurality of address signals is the address of the defective bit line pair; and odd/even detector means (69), coupled to the redundancy detection means (68), for providing the invert signal if the redundancy detection means (68) provides the redundancy signal and the address is odd.
Claim 5
Dependent Claim
216 words
In a DRAM (55) having an array of bit line pairs characterized as having one of a first or a second true/complement orientation, each bit line pair having an address which selects the particular bit line pair having the address wherein data is transferred between the bit line selected by the particular address and a data line pair, comprising: input/output means (71, 72, 73, 74, 76) coupled to the data line pair for writing external input data onto the data line pair in a write mode and for providing external output data from the data line pair in the read mode; a redundant bit line pair (13) of the first true/complement orientation; redundancy means (57), coupled to the redundant bit line pair (13), for substituting the redundant bit line pair (13) for a defective one of the array of bit line pairs; the improvement comprising: input/output control means (68, 69, 72, 74), coupled to the input/output means (71, 72, 73, 74, 76), for inverting the external input data written onto the data line pair in the write mode and inverting the external output data provided from the data line pair in the read mode if the address is for the defective bit line pair and the defective bit line pair is of the second true/complement orientation.
Claim 6
Dependent Claim
216 words
In a DRAM (55) having an array of bit line pairs characterized as having one of a first or a second true/complement orientation, each bit line pair having an address which selects the particular bit line pair having the address wherein data is transferred between the bit line selected by the particular address and a data line pair, comprising: input/output means (71, 72, 73, 74, 76) coupled to the data line pair for writing external input data onto the data line pair in a write mode and for providing external output data from the data line pair in the read mode; a redundant bit line pair (13) of the first true/complement orientation; redundancy means (57), coupled to the redundant bit line pair (13), for substituting the redundant bit line pair (13) for a defective one of the array of bit line pairs; the improvement comprising: input/output control means (68, 69, 72, 74), coupled to the input/output means (71, 72, 73, 74, 76), for inverting the external input data written onto the data line pair in the write mode and inverting the external output data provided from the data line pair in the read mode if the address is for the defective bit line pair and the defective bit line pair is of the second true/complement orientation.
Claim 7
Dependent Claim
178 words
In a DRAM (55) having an array of bit line pairs characterized as having one of a first or a second true/complement orientation, each bit line pair having an address which selects the particular bit line pair having the address wherein data is transferred between the bit line selected by the particular address and a data line pair, having an input/output circuit (71, 72, 73, 74, 76) for writing external input data onto the data line pair in a write mode and for providing external output data from the data line pair in the read mode, a method for implementing redundancy, comprising the steps of: substituting the redundant bit line pair (63) for a defective one of the array of bit line pairs; and inverting the external input data written onto the data line pair in the write mode and inverting the external output data output from the data line pair in the read mode if the address is for the defective bit line pair and the defective bit line pair is of the second true complement orientation.
Claim 8
Dependent Claim
178 words
In a DRAM (55) having an array of bit line pairs characterized as having one of a first or a second true/complement orientation, each bit line pair having an address which selects the particular bit line pair having the address wherein data is transferred between the bit line selected by the particular address and a data line pair, having an input/output circuit (71, 72, 73, 74, 76) for writing external input data onto the data line pair in a write mode and for providing external output data from the data line pair in the read mode, a method for implementing redundancy, comprising the steps of: substituting the redundant bit line pair (63) for a defective one of the array of bit line pairs; and inverting the external input data written onto the data line pair in the write mode and inverting the external output data output from the data line pair in the read mode if the address is for the defective bit line pair and the defective bit line pair is of the second true complement orientation.
References Cited (Backward Citations)
No citation records indexed.
USPTO Annuity & Maintenance Windows
Maintenance schedule is calculated for granted US utility patents.