EP0334525A1
Expired / Lapsed
EP
⏱️ 0.0 years remaining
Method of etching a layer including polysilicon
Assignee: General Electric Co
•
Filing: 1989-03-14
•
Granted: —
•
Expires: 2009-03-14
Abstract
Abstract The present invention relates to a method of forming gate lines of a polycrystalline silicon, polysilicon, which may have a layer of a metal silicide thereon. The gate lines (22′) are formed over islands (16) of silicon on an insulating substrate (12). The islands are first covered with a layer of silicon oxide. A polysilicon layer is coated over the silicon oxide layer on the silicon island and on the adjacent surface of the substrate. Resist masking strips are formed over the area of the polysilicon layer which are to form the gate lines. The exposed area of the polysilicon layer is first plasma etched in a gaseous mixture of nitrogen, chlorine and chloroform. The chlorine etches the polysilicon to form the gate lines (22′) and the chloroform forms a protective coating of a polymer over the side walls of the formed gate lines. The device is then subjected to a second plasma etch in a gaseous mixture of helium, chlorine and carbon dioxide. The chlorine etches away any polysilicon stringers (26) which may extend between the gate lines along the side walls of the silicon island. The carbon dioxide provides oxygen to maintain the silicon oxide layer on the islands and carbon to maintain the polymer. Thus, any stringers which could short out the gate lines are removed without undercutting the gate lines and without removing the silicon oxide layer.
Inventors
- 👤 Stanley Shwartzman
- 👤 Michael Francis Leahy
Bibliographic Details
Application Number
—
Jurisdiction
EP
Data Source
google_patents
Last Synchronized
2026-10-30 18:59
CPC Classifications
H; H10; H10P; H10P50/00; H10P50/20; H10P50/26; H10P50/264; H10P50/266; H10P50/267; H10P50/268; H10D; H10D86/00; H10D86/01; H10D86/03
Claims Analysis
Total Claims: 12
Claim 1
Independent Claim
152 words
A method of plasma etching a layer which includes polycrystalline silicon and which extends over an island of silicon on a substrate, said method comprising covering a portion of said layer with a masking layer; and being characterized by the steps of (a) subjecting the exposed portion of the layer to a gaseous mixture of nitrogen, chlorine and chloroform while passing a current through the gas to create a plasma so as to etch away the exposed portion of the layer and coat the exposed walls of the remaining portion of the layer with a thin polymer layer; and then (b) subjecting the polycrystalline layer to a gaseous mixture of an inert gas, chlorine and a gas containing oxygen and carbon while passing a current through the gas to create a plasma so as to etch away any stringers of the layer which may remain on the side walls of the island.
Claim 2
Independent Claim
152 words
A method of plasma etching a layer which includes polycrystalline silicon and which extends over an island of silicon on a substrate, said method comprising covering a portion of said layer with a masking layer; and being characterized by the steps of (a) subjecting the exposed portion of the layer to a gaseous mixture of nitrogen, chlorine and chloroform while passing a current through the gas to create a plasma so as to etch away the exposed portion of the layer and coat the exposed walls of the remaining portion of the layer with a thin polymer layer; and then (b) subjecting the polycrystalline layer to a gaseous mixture of an inert gas, chlorine and a gas containing oxygen and carbon while passing a current through the gas to create a plasma so as to etch away any stringers of the layer which may remain on the side walls of the island.
Claim 3
Independent Claim
218 words
A method of forming on a semiconductor device gate lines of polycrystalline silicon over an island of single crystalline silicon on an insulating substrate and covered with a thin layer of silicon oxide comprising the steps of: forming a layer of polycrystalline silicon over the silicon oxide layer and the adjacent area of the substrate surface; and forming masking strips over the areas of the polycrystalline silicon layer which are to form the gate lines; characterized by the steps of (a) subjecting the polycrystalline silicon layer to a first etch wherein the polycrystalline silicon layer is exposed to a gaseous mixture of nitrogen, chlorine and chloroform with a current placed across the gases to create a plasma to etch away the exposed area of the polycrystalline silicon layer to the silicon oxide layer and the surface of the substrate while applying a coating of a polymer on the side walls of the gate lines under the masking strips; and then (b) subjecting the device to a second etch of a gaseous mixture of an inert gas, chlorine and a gas containing oxygen and carbon with a current placed across the gases to create a plasma so as to etch away any stringers of the polycrystalline silicon extending along the side walls of the island between the gate lines.
Claim 4
Independent Claim
218 words
A method of forming on a semiconductor device gate lines of polycrystalline silicon over an island of single crystalline silicon on an insulating substrate and covered with a thin layer of silicon oxide comprising the steps of: forming a layer of polycrystalline silicon over the silicon oxide layer and the adjacent area of the substrate surface; and forming masking strips over the areas of the polycrystalline silicon layer which are to form the gate lines; characterized by the steps of (a) subjecting the polycrystalline silicon layer to a first etch wherein the polycrystalline silicon layer is exposed to a gaseous mixture of nitrogen, chlorine and chloroform with a current placed across the gases to create a plasma to etch away the exposed area of the polycrystalline silicon layer to the silicon oxide layer and the surface of the substrate while applying a coating of a polymer on the side walls of the gate lines under the masking strips; and then (b) subjecting the device to a second etch of a gaseous mixture of an inert gas, chlorine and a gas containing oxygen and carbon with a current placed across the gases to create a plasma so as to etch away any stringers of the polycrystalline silicon extending along the side walls of the island between the gate lines.
Claim 5
Dependent Claim
25 words
A method in accordance with Claim 2 including applying a layer of a metal silicide over the polycrystalline silicon layer before forming the masking strips.
Claim 6
Independent Claim
35 words
A method in accordance with any preceding claim wherein in step (a) the gases are present in the amount of by volume 1 part of nitrogen, 2 parts of chlorine and 1 part of chloroform.
Claim 7
Dependent Claim
42 words
A method in accordance with Claim 4 in which in step (b) the gases are present in the amount by volume of 1.5 parts of the inert gas, 4 parts of chlorine and 1 part of the gas containing oxygen and carbon.
Claim 8
Dependent Claim
24 words
A method in accordance with Claim 5 in which the inert gas is helium and the gas containing oxygen and carbon is carbon dioxide.
Claim 9
Dependent Claim
59 words
A method in accordance with Claim 6 in which the gases in step (a) are present in the amount of 10 sccm of nitrogen, 20 sccm of chlorine and 10 sccm of chloroform, and the gases in step (b) are present in the amount of 1.5 sccm of helium, 40 sccm of chlorine and 10 sccm of carbon dioxide.
Claim 10
Dependent Claim
41 words
A method in accordance with Claim 7 in which in step (a) the gases are at a pressure of about 125 mtorr and a current at a power of about 500 watts is placed across the gases to create a plasma.
Claim 11
Dependent Claim
41 words
A method in accordance with Claim 8 in which in step (b) the gases are at a pressure of about 100 mtorr and a current at a power of about 225 watts is placed across the gases to create a plasma.
Claim 12
Dependent Claim
21 words
A semiconductor device made by a method including etching of a polycrystalline silicon layer as set forth in any preceding claim.
References Cited (Backward Citations)
USPTO Annuity & Maintenance Windows
Maintenance schedule is calculated for granted US utility patents.