← Back to Patent Explorer
EP0324308B1 Expired / Lapsed EP ⏱️ 0.0 years remaining

Method and system for decoding plural incompatible format instructions

Assignee: International Business Machines Corp
•
Filing: 1988-11-08
•
Granted: 1996-03-27
•
Expires: 2008-11-08
📄 Original PDF 🌐 Google Patents 🔄 Sync Now

Abstract

No abstract record available.

Inventors

  • 👤 Larry Donald Larsen

Bibliographic Details

Application Number —
Jurisdiction EP
Data Source google_patents
Last Synchronized 2026-11-05 21:49
CPC Classifications
G; G06; G06F; G06F9/00; G06F9/06; G06F9/30; G06F9/38; G06F9/3818; G06F9/3822; G06F9/30145; G06F9/3016; G06F9/30167; G06F9/3017; G06F9/30174; G06F9/30181; G06F9/30185; G06F9/30196

Claims Analysis

Total Claims: 6
Claim 1
Independent Claim 123 words
A method of decoding for execution normally incompatible plural format instructions (Type 1, Type 2) into compatible single format execution codes in a processor, the method comprising the step of : - fetching sequentially for decoding and execution said instructions from a first addressable storage means (2), the method being characterized by the step of: - decoding sequentially said fetched instructions for execution in said processor by accessing execution codes stored in a second addressable storage means (5) by utilizing at least a portion of the address (IAB) in said first addressable storage (2) from which each said instruction was fetched together with at least a portion of said fetched instruction (IB) itself as the address for said second addressable storage means (5).
Claim 2
Dependent Claim 34 words
The method as described in Claim 1, further comprising the step of segregating by format said instructions into separately identifiable groups of locations (upper 1/8th, lower 7/8th) in said first addressable storage means (2).
Claim 3
Dependent Claim 29 words
The method as described in Claim 1, further comprising the step of retaining sequentially the addresses in said first addressable storage means (2) from which said instructions are fetched.
Claim 4
Independent Claim 71 words
The method as described in any of Claims 1 to 3, further comprising the step of arranging for access the execution codes for each said instruction in said second addressable storage means (5), said arranging being done at locations therein that are determined by at least a portion of each said instruction together with at least a portion of the address in said first addressable storage means wherein said instruction resides.
Claim 5
Dependent Claim 134 words
Data processing system comprising an apparatus for decoding for execution normally incompatible plural format instructions (Type 1, Type 2) into compatible single format execution codes, said apparatus comprising a first addressable storage means (2) acting as an instruction store, said instruction store containing instructions in two or more incompatible formats for execution in said data processing system, said data processing system being characterized in that said apparatus further comprises a second addressable storage means (5) acting as an execution code store, the contents of said execution code store being arranged to be addressed for each said instruction in said instruction store (2) by an address utilizing at least a portion of said instruction (IB) together with at least a portion of the address (IAB) in said instruction store (2) at which said instruction resides.
Claim 6
Dependent Claim 28 words
The data processing system of Claim 5 further comprising means for retrieving sequentially the addresses in said first addressable storage means (2) from which said instructions are fetched.

References Cited (Backward Citations)

No citation records indexed.

USPTO Annuity & Maintenance Windows

Maintenance schedule is calculated for granted US utility patents.

Assigned Categories & Tags

No categories assigned to this patent yet.

Assign Category Tag