EP0320058A2
Expired / Lapsed
EP
⏱️ 0.0 years remaining
Data demodulator carrier phase error detector
Assignee: Philips Electronics UK Ltd
•
Filing: 1988-12-05
•
Granted: —
•
Expires: 2008-12-05
Abstract
Abstract An arrangement for producing a phase error signal representing the phase error between a received phase-modulated signal and a locally generated carrier signal. The arrangement comprises two exclusive-OR gates (4) and (5) to which the received signal q(t) and sine and cosine versions s(t) and c(t) of the carrier signal are applied. The outputs of the two gates (4) and (5) control according to their level (high or low), the up/down counts of respective up/down counters (6) and (7). These counts are latched periodically by latches (9) and (10) and the latched values are modified in 2's complementers (11) and (12) and then summed in a binary adder (13) to produce a resultant phase error signal (z).
Inventors
- 👤 Robin Sharpe
Bibliographic Details
Application Number
—
Jurisdiction
EP
Data Source
google_patents
Last Synchronized
2026-10-24 17:34
CPC Classifications
H; H04; H04L; H04L27/00; H04L27/18; H04L27/22; H04L27/227; H04L27/2271; H04L27/2273; H04L27/0014; H04L2027/0024; H04L2027/0026; H04L2027/0028; H04L2027/0044; H04L2027/0063; H04L2027/0067
Claims Analysis
Total Claims: 5
Claim 1
Independent Claim
204 words
An arrangement for producing a phase error signal representative of the phase error between a received phase-modulated shift keyed signal of a given frequency and a locally generated carrier signal of notionally the same frequency, which arrangement is characterised by comprising two exclusive-OR gates connected to receive in common at respective first inputs a square wave version of the received signal and at respective second inputs respective quadrature phase versions of square wave form of said locally generated carrier signal, two up/down counters, the up/down operation mode of each of which is controlled by the output signal from a respective one of said two exclusive-OR gates, each of said counters being connected to receive counting pulses from a count clock pulse source and each being reset by a reset signal on the occurrence of each edge of one of the two locally generated carrier signals, the count present on each counter immediately before being reset each time representing the difference in the durations of the two levels of the relevant channel signal and the direction of the count representing the sign of said difference, the arrangement further comprising logic means responsive to the count produced by both counters to produce said phase error signal.
Claim 2
Dependent Claim
204 words
An arrangement for producing a phase error signal representative of the phase error between a received phase-modulated shift keyed signal of a given frequency and a locally generated carrier signal of notionally the same frequency, which arrangement is characterised by comprising two exclusive-OR gates connected to receive in common at respective first inputs a square wave version of the received signal and at respective second inputs respective quadrature phase versions of square wave form of said locally generated carrier signal, two up/down counters, the up/down operation mode of each of which is controlled by the output signal from a respective one of said two exclusive-OR gates, each of said counters being connected to receive counting pulses from a count clock pulse source and each being reset by a reset signal on the occurrence of each edge of one of the two locally generated carrier signals, the count present on each counter immediately before being reset each time representing the difference in the durations of the two levels of the relevant channel signal and the direction of the count representing the sign of said difference, the arrangement further comprising logic means responsive to the count produced by both counters to produce said phase error signal.
Claim 3
Dependent Claim
115 words
An arrangement as claimed in Claim 1, characterised in that each of said counters is a binary counter and the logic means comprises two latching means into which the counts on the counters are latched, respectively, before the counters are reset, which latching means are connected to extend the counts therein via respective 2's complementers to a binary adder, each latching means also providing a bi-level sign signal which signifies the sign of the count currently latched therein and which is applied, one with level inversion, to the 2's complementer associated with the other latching means, the 2's complementers functioning in response to only one of the two possible levels of the applied sign signal.
Claim 4
Dependent Claim
23 words
An arrangement as claimed in Claim 2, characterised in that each sign signal is the most significant bit of the relevant latched count.
Claim 5
Dependent Claim
13 words
A coherent data demodulator embodying an arrangement as claimed in any preceding Claim.
References Cited (Backward Citations)
No citation records indexed.
USPTO Annuity & Maintenance Windows
Maintenance schedule is calculated for granted US utility patents.