EP0283934A1
Expired / Lapsed
EP
⏱️ 0.0 years remaining
Driving circuit for a light emitting diode array
Assignee: Seiko Instruments Inc
•
Filing: 1988-03-17
•
Granted: —
•
Expires: 2008-03-17
Abstract
Abstract A driving circuit for a light emitting diode array, which is divided into a plurality of drivers (B₁, B₂, ..... B n , B m ) for every driving output (Q₁, Q₂, ....., Q N ) and so constructed that the control of the sum of the currents flowing therethrough is set by selecting one or a plurality of the divided drivers (B₁, B₂, ..... B n ) by using digital signals "1" and "0".
Inventors
- 👤 Hideo Hirane
- 👤 Kiyohiko Tanno
- 👤 Kentaro Yagi
- 👤 Hisao Iitsuka
Bibliographic Details
Application Number
—
Jurisdiction
EP
Data Source
google_patents
Last Synchronized
2026-10-29 10:47
CPC Classifications
G; G06; G06K; G06K15/00; G06K15/02; G06K15/12; G06K15/1238; G06K15/1242; G06K15/1247; H; H04; H04N; H04N1/00; H04N1/40; H04N1/40025; H04N1/40031; H04N1/401; H04N1/4015
Claims Analysis
Total Claims: 6
Claim 1
Independent Claim
159 words
A driving circuit for driving a light emitting diode array including at least a row of light emitting diode elements (LED₁, LED₂, ....., LED N ) so that they emit light selectively depending on image data to be printed comprising: first register means (SR) taking-in successively sequential image data; second register means (LATCH) holding temporarily said image data filled in said first register means (SR); m divided driving means (B₁, B₂, ..... B n , B m ) for each of said light emitting diode elements (LED₁, LED₂, ....., LED N ), which are driven on the basis of said image data held in said second register means (LATCH); and output current control means (IC₁, IC₂, ..... IC n , GS; SRIC, GS) controlling output current in a multistage manner, while selecting and controlling n (n = m - 1) driving means in said m divided driving means (B₁, B₂, ... B n ) according to a digital signal.
Claim 2
Dependent Claim
159 words
A driving circuit for driving a light emitting diode array including at least a row of light emitting diode elements (LED₁, LED₂, ....., LED N ) so that they emit light selectively depending on image data to be printed comprising: first register means (SR) taking-in successively sequential image data; second register means (LATCH) holding temporarily said image data filled in said first register means (SR); m divided driving means (B₁, B₂, ..... B n , B m ) for each of said light emitting diode elements (LED₁, LED₂, ....., LED N ), which are driven on the basis of said image data held in said second register means (LATCH); and output current control means (IC₁, IC₂, ..... IC n , GS; SRIC, GS) controlling output current in a multistage manner, while selecting and controlling n (n = m - 1) driving means in said m divided driving means (B₁, B₂, ... B n ) according to a digital signal.
Claim 3
Dependent Claim
44 words
A driving circuit according to Claim 1, wherein the currents flowing through said n divided driving means (B₁, B₂, ..... B n ) are proportional to 2 to the power of increasing integers starting from 0, i.e. 2⁰, 2¹, 2², ..... 2 n-1 .
Claim 4
Dependent Claim
74 words
A driving circuit according to Claim 1, wherein said output current control means (IC₁, IC₂, ..... IC n , GS) has n inputs terminal (IC₁, IC₂ ..... IC n ) for n drive selection signals each of which enables driving means having a same number among said n divided driving means (B₁, B₂, ..... B n ) together in a chip so as to control the output current intensity in unit of a chip.
Claim 5
Dependent Claim
39 words
A driving circuit according to Claim 3, wherein said output current control means (SRIC, GS) includes an n-bit register built in the chip for said n drive selection signals, in which the selection data are inputted from the exterior.
Claim 6
Dependent Claim
60 words
A driving circuit according to Claim 1, wherein said output current control means includes a register (SRIC) storing said selection signals for said n divided driving means (B₁, B₂, ..... B n ) for every chip, in which the selection data are inputted so as to control the current intensity for every drive output (Q₁, Q₂, ....., Q N ).
References Cited (Backward Citations)
USPTO Annuity & Maintenance Windows
Maintenance schedule is calculated for granted US utility patents.