EP0260024A2
Expired / Lapsed
EP
⏱️ 0.0 years remaining
Integrated circuit probe parallelism establishing method and apparatus
Assignee: Tektronix Inc
•
Filing: 1987-08-26
•
Granted: —
•
Expires: 2007-08-26
Abstract
Abstract A probe mount carries a probe with test points having ends in a test point plane. The probe mount is supported at three spaced apart locations by respective first, second and third supports, each adjacent to a respective one of the test points. These probe supports permit independent shifting of each of the three locations along respective parallel lines. As these locations are shifted relative to one another, the test point plane is tilted until it is parallel to a second plane containing the surface of an integrated circuit wafer to be probed. A test surface is positioned in the second plane and advanced toward the probe. As the test points contact the test surface, the test point plane is tilted. Microprocessor controlled stepper motors may be used to tilt the test point plane and to shift the test surface.
Inventors
- 👤 Cornelis T. Veenendaal
Bibliographic Details
Application Number
—
Jurisdiction
EP
Data Source
google_patents
Last Synchronized
2026-10-30 23:51
CPC Classifications
G; G01; G01R; G01R31/00; G01R31/26; G01B; G01B7/00; G01B7/14; G01B7/30; G01B7/31; G01R1/00; G01R1/02; G01R1/06; G01R1/067; G01R1/073; G05; G05B; G05B19/00; G05B19/02; G05B19/18; G05B19/402; H; H10; H10P; H10P74/00; G05B2219/00; G05B2219/30; G05B2219/49; G05B2219/49117
Claims Analysis
Total Claims: 19
Claim 1
Independent Claim
166 words
An apparatus for establishing parallelism between a first plane containing the ends of plural separated test points of an integrated circuit probe and a second plane containing the surface of an integrated circuit wafer to be probed, the probe having at least a first, a second and a third of such test points, comprising: probe mounting means for supporting the probe; means having a test surface positioned in a plane parallel to or coincident with the second plane for contact by the first, second and third test points; detecting means for detecting contact of the first, second and third test points with the test surface; and positioning means for moving the probe mounting means to position the first, second and third test points against the test surface, such positioning means being responsive to the detecting means for tilting the first plane to position all of the first, second and third test points against the test surface and thereby establish parallelism between the first and second planes.
Claim 2
Independent Claim
166 words
An apparatus for establishing parallelism between a first plane containing the ends of plural separated test points of an integrated circuit probe and a second plane containing the surface of an integrated circuit wafer to be probed, the probe having at least a first, a second and a third of such test points, comprising: probe mounting means for supporting the probe; means having a test surface positioned in a plane parallel to or coincident with the second plane for contact by the first, second and third test points; detecting means for detecting contact of the first, second and third test points with the test surface; and positioning means for moving the probe mounting means to position the first, second and third test points against the test surface, such positioning means being responsive to the detecting means for tilting the first plane to position all of the first, second and third test points against the test surface and thereby establish parallelism between the first and second planes.
Claim 3
Dependent Claim
37 words
An apparatus according to claim 1 in which said positioning means also comprises means for moving the means having the test surface to position the test surface in contact with the first, second and third test points.
Claim 4
Independent Claim
401 words
An apparatus for establishing parallelism between a first plane containing the ends of test points of an integrated circuit probe, the probe having at least three test points, and a second plane containing the surface of an integrated circuit wafer to be probed, comprising: integrated circuit wafer support means for supporting an integrated circuit wafer to be probed with the surface to be probed in the second plane; means coupled to the wafer support means with a test surface for contact by test points, the test surface being parallel to or coincident with the second plane; a probe mount for carrying the probe; mount support means for supporting the probe mount with the test points facing the test surface and with the first plane being generally parallel to the test surface, the mount support means including first support means connected to the probe mount at a first location adjacent to an associated first test point, the first support means supporting the probe mount for movement of the first location in either direction along a first line so as to move the first test point toward and away from the test surface, second support means connected to the probe mount at a second location adjacent to an associated second test point, the second location being spaced from the first location, the second support means supporting the probe mount for movement of the second location in either direction along a second line which is generally parallel to the first line so as to move the second test point toward and away from the test surface, third support means connected to the probe mount at a third location adjacent to an associated third test point, the third location being spaced from the first and second locations, the third support means supporting the probe mount for movement of the third location in either direction along a third line generally parallel to the first and second lines, the first, second and third locations of the probe mount being independently movable along the first, second and third lines so as to tilt the first plane into parallelism with the test surface and thereby the second plane; and detection means for detecting contact between each of the first, second and third test points and the test surface, whereby parallelism is achieved when all of the first, second and third test points are in contact with the test surface.
Claim 5
Independent Claim
401 words
An apparatus for establishing parallelism between a first plane containing the ends of test points of an integrated circuit probe, the probe having at least three test points, and a second plane containing the surface of an integrated circuit wafer to be probed, comprising: integrated circuit wafer support means for supporting an integrated circuit wafer to be probed with the surface to be probed in the second plane; means coupled to the wafer support means with a test surface for contact by test points, the test surface being parallel to or coincident with the second plane; a probe mount for carrying the probe; mount support means for supporting the probe mount with the test points facing the test surface and with the first plane being generally parallel to the test surface, the mount support means including first support means connected to the probe mount at a first location adjacent to an associated first test point, the first support means supporting the probe mount for movement of the first location in either direction along a first line so as to move the first test point toward and away from the test surface, second support means connected to the probe mount at a second location adjacent to an associated second test point, the second location being spaced from the first location, the second support means supporting the probe mount for movement of the second location in either direction along a second line which is generally parallel to the first line so as to move the second test point toward and away from the test surface, third support means connected to the probe mount at a third location adjacent to an associated third test point, the third location being spaced from the first and second locations, the third support means supporting the probe mount for movement of the third location in either direction along a third line generally parallel to the first and second lines, the first, second and third locations of the probe mount being independently movable along the first, second and third lines so as to tilt the first plane into parallelism with the test surface and thereby the second plane; and detection means for detecting contact between each of the first, second and third test points and the test surface, whereby parallelism is achieved when all of the first, second and third test points are in contact with the test surface.
Claim 6
Dependent Claim
37 words
An apparatus according to claim 3 in which the means coupled to the wafer support means comprises a test plate mounted to the wafer suport means and having an exposed planar surface which comprises the test surface.
Claim 7
Dependent Claim
38 words
An apparatus according to claim 3 in which the wafer support means includes a planar wafer support surface to which the integrated circuit wafer to be probed is mounted, the test surface comprising the planar wafer support surface.
Claim 8
Dependent Claim
32 words
An apparatus according to claim 3 in which the first, second and third locations are spaced one-hundred and twenty degrees apart about the center of a probe mounted to the probe mount.
Claim 9
Dependent Claim
29 words
An apparatus according to claim 3 in which the distances between the first, second and third locations and the respective first, second and third test points are approximately equal.
Claim 10
Dependent Claim
361 words
An apparatus according to claim 3 in which the wafer support means comprises means for supporting the wafer for movement in either direction along a fourth line generally parallel to the first, second and third lines and normal to the second plane, whereby movement along the fourth line shifts the second plane and also the test surface toward and away from the probe, the apparatus also including: wafer support drive means responsive to drive control signals for shifting the second plane and test surface along the fourth line; first drive means responsive to drive control signals for moving the first location along the first line; second drive means responsive to drive control signals for moving the second location along the second line; third drive means responsive to drive control signals for moving the third location along the third line; the detector means comprising means for generating first, second and third detection indicating signals corresponding to contact between the respective first, second and third test points and the test surface; control means coupled to the wafer support drive means, the first drive means, the second drive means and the third drive means for generating drive control signals for each of said drive means, the control means also being coupled to the detector means for receiving the detection indicating signals, the control means comprising means for controlling each of the drive means to advance the test surface in a first direction along the fourth line toward the probe until one of the first, second and third test points contacts the test surface, to thereupon move the location of the probe mount associated with the contacting test point in the first direction in unison with continued advancement of the test surface in the first direction until another of the remaining two non-contacting test points contacts the test surface, to thereupon move the locations of the probe mount associated with the contacting test points in the first direction in unison with continued advancement of the test surface in the first direction until the last of the non-contacting test points contacts the test surface, at which time parallelism is established between the first and second planes.
Claim 11
Dependent Claim
72 words
An apparatus according to claim 8 in which the control means comprises means for storing the positions of the first, second and third drive means and associated first, second and third locations at which the first, second and third test points all contact the test surface and for controlling the driving of such first, second and third drive means to the stored positions to establish parallelism between the first and second planes.
Claim 12
Dependent Claim
21 words
An apparatus according to claim 9 in which each of said drive means comprises a stepper motor and jack screw assembly.
Claim 13
Dependent Claim
56 words
An apparatus according to claim 9 in which the control means comprises a microprocessor with first, second and third inputs, the detector means comprising means for varying the logic level of signals applied to the first, second and third inputs to indicate contact between the respective first, second and third test points and the test surface.
Claim 14
Dependent Claim
88 words
An apparatus according to claim 11 in which the detector means comprises means for selectively coupling a high logic level voltage to the first, second and third inputs, means for electrically connecting the first, second and third inputs to the respective first, second and third test points, and means for electrically gounding the test surface, whereby each of the first, second and third inputs to the microprocessor drop to a low logic level upon contact of the test point connected to said each input and the test surface.
Claim 15
Independent Claim
216 words
A method for establishing parallelism between a first plane containing the ends of test points, including first, second and third spaced apart test points, of an integrated circuit probe and a second plane, the first plane initially being generally parallel to and spaced in a first direction from the second plane, comprising: decreasing the distance in the first direction between the first and second planes; detecting the intersection of the end of one of the first, second and third test points and the second plane; decreasing the distance between the second plane and the remaining two of the first, second and third test points other than said one of the test points; detecting the intersection of the end of one of the remaining two of the first, second and third test points and the second plane; decreasing the distance between the second plane and the last of the first, second and third test points other than said one of the test points and said one of the remaining two test points; and detecting the intersection of the last of the first, second and third test points and the second plane, parallelism between the first and second planes being established upon the intersection of all of the first, second and third test points and the second plane.
Claim 16
Independent Claim
216 words
A method for establishing parallelism between a first plane containing the ends of test points, including first, second and third spaced apart test points, of an integrated circuit probe and a second plane, the first plane initially being generally parallel to and spaced in a first direction from the second plane, comprising: decreasing the distance in the first direction between the first and second planes; detecting the intersection of the end of one of the first, second and third test points and the second plane; decreasing the distance between the second plane and the remaining two of the first, second and third test points other than said one of the test points; detecting the intersection of the end of one of the remaining two of the first, second and third test points and the second plane; decreasing the distance between the second plane and the last of the first, second and third test points other than said one of the test points and said one of the remaining two test points; and detecting the intersection of the last of the first, second and third test points and the second plane, parallelism between the first and second planes being established upon the intersection of all of the first, second and third test points and the second plane.
Claim 17
Dependent Claim
232 words
A method according to claim 13 including the step of positioning a test surface in or parallel to the second plane and initially spaced in the first direction from the first plane, the step of decreasing the distance comprises the step of advancing the test surface in the first direction toward the first plane, and in which the remaining steps comprise detecting the initial contact of the end of one of the first, second and third test points and the second plane, advancing the test surface toward the first plane while simultaneously moving said one of the test points in contact with the test surface at the same rate and in the same direction as the test surface, detecting the initial contact of the end of one of the remaining two of the first, second and third test points other than said one test point, advancing the test surface toward the first plane while simultaneously moving said one and said one of the remaining two test points in contact with the test surface at the same rate and in the same direction as the test surface, and detecting the initial contact of the last of the first, second and third test points and the test surface, parallelism between the first and second planes being established upon the contact of all of the first, second and third test points and the test surface.
Claim 18
Dependent Claim
22 words
A method according to claim 14 in which the sequence of steps are automatically performed after the initial commencement of the sequence.
Claim 19
Dependent Claim
33 words
A method according to claim 14 including the step of storing the position of the first plane at which initial contact is made by all of the first, second and third test points.
References Cited (Backward Citations)
No citation records indexed.
USPTO Annuity & Maintenance Windows
Maintenance schedule is calculated for granted US utility patents.