← Back to Patent Explorer
EP0257581A2 Expired / Lapsed EP ⏱️ 0.0 years remaining

Polymorphic mesh network image processing system

Assignee: International Business Machines Corp
•
Filing: 1987-08-21
•
Granted: —
•
Expires: 2007-08-21
📄 Original PDF 🌐 Google Patents 🔄 Sync Now

Abstract

Abstract Polymorphic mesh uses physical mesh connection to form twelve useful connection patterns for each of the processing elements (2) making up an image processor of cellular automata under software control. Each processing element includes a limited mesh of interconnections to re­lated processing elements. This provides for programmable choice of network configuration. The limited mesh of network interconnections is controlled by information stored in a register within the affected processing element. The interconnection pattern controlled by this infor­mation is invoked by programming, or by the combination of programming and process data, so as to configure the network of processing elements dynamically in the desired mesh. Rep­resentative configurations are: string; mesh; tree; cube; pyramid.

Inventors

  • 👤 Hungwen Li

Bibliographic Details

Application Number —
Jurisdiction EP
Data Source google_patents
Last Synchronized 2026-11-09 00:07
CPC Classifications
G; G06; G06F; G06F15/00; G06F15/76; G06F15/80; G06F15/8007; G06F15/8023

Claims Analysis

Total Claims: 14
Claim 1
Independent Claim 147 words
An optimizable reconfigurable array processing system for performing under programmable con­trol a series of programmably defined tasks upon input images, having differing optimal system configurations as a composite function of task definition and image input, so that at differing times under differing conditions there are identifiable differing optimal configurations, com­prising: system control means (3) including operator input means, image input means and operation control means, an array of polymorphic mesh processing elements (2), each comprising: a memory (7); an ALU (6) connected to said memory; and connection control mechanism (8), with a finite number of simple connection paths to said ALU (6) and to a related subset of said array of polymorphic mesh processing elements (2), with means (10) to form selective internal and external interconnections of the polymorphic mesh processing element according to a connection control pattern, and means (21,22,23) to provide a connection control pattern.
Claim 2
Dependent Claim 147 words
An optimizable reconfigurable array processing system for performing under programmable con­trol a series of programmably defined tasks upon input images, having differing optimal system configurations as a composite function of task definition and image input, so that at differing times under differing conditions there are identifiable differing optimal configurations, com­prising: system control means (3) including operator input means, image input means and operation control means, an array of polymorphic mesh processing elements (2), each comprising: a memory (7); an ALU (6) connected to said memory; and connection control mechanism (8), with a finite number of simple connection paths to said ALU (6) and to a related subset of said array of polymorphic mesh processing elements (2), with means (10) to form selective internal and external interconnections of the polymorphic mesh processing element according to a connection control pattern, and means (21,22,23) to provide a connection control pattern.
Claim 3
Dependent Claim 87 words
An optimizable reconfigurable array processing system according to Claim 1, wherein said con­nection control mechanism comprises pattern presentation means (21,22) making available to the processing element a surplus of pattern bit values defining a standard set of pattern values and an alternate set of pattern values, and pattern value selection means (23) for selecting said standard set of pattern values or, alternatively, for selecting said alternate set of pattern values, and said connection control mechanism also comprises switching means (10) responsive to the selected pattern bit values.
Claim 4
Dependent Claim 114 words
An optimizable reconfigurable array processing system according to Claim 2, wherein said connection control mechanism (8) comprises a plurality of pattern registers (21,22), including a standard pattern register and an alternate pattern register, and a crossbar switch (10), with external connections to neighboring processing elements, with internal con­nections to said plurality of pattern registers and to said ALU (6), and with control connections to said plurality of pattern registers; and wherein said pattern presentation means comprises pattern register selection means (23), for selecting one pattern register; and said means controlling said connection control mechanism in accordance with an opti­mization pattern includes gate switching means (16-20) responsive to the setting in the selected pattern register.
Claim 5
Dependent Claim 36 words
An optimizable reconfigurable array processing system according to Claim 3, wherein said con­nection control mechanism comprises two pattern registers (21,22), and said pattern register selection means for selecting one pattern register is a binary device (23).
Claim 6
Dependent Claim 51 words
An optimizable reconfigurable array processing system according to Claim 3, wherein said con­nection control mechanism comprises flag register means (31,32), said flag register means being settable as a function of system operation parameters, to provide control information usable in setting a new pattern into at least one of said pattern registers.
Claim 7
Dependent Claim 134 words
A dynamically optimizable reconfigurable array processing system comprising system control means including operator input means, image input means, operation control means and oper­ation monitoring means controlling overall system operation, simultaneously monitoring so as to determine optimal system configuration as a composite function of operator input means and operation monitoring means, providing a signal defining an optimal configuration selection; and an array of polymorphic mesh processing elements, each having a memory and an ALU, and each having a finite number of connections paths to related polymorphic mesh processing ele­ments, each having a polymorphic mesh connection control block having capability to form selective interconnection of the polymorphic mesh processing element by short-circuiting selected con­nection paths, and by selecting a logical connective, and means connecting said optimizing reconfiguration control signal to said polymorphic mesh connection control block.
Claim 8
Dependent Claim 134 words
A dynamically optimizable reconfigurable array processing system comprising system control means including operator input means, image input means, operation control means and oper­ation monitoring means controlling overall system operation, simultaneously monitoring so as to determine optimal system configuration as a composite function of operator input means and operation monitoring means, providing a signal defining an optimal configuration selection; and an array of polymorphic mesh processing elements, each having a memory and an ALU, and each having a finite number of connections paths to related polymorphic mesh processing ele­ments, each having a polymorphic mesh connection control block having capability to form selective interconnection of the polymorphic mesh processing element by short-circuiting selected con­nection paths, and by selecting a logical connective, and means connecting said optimizing reconfiguration control signal to said polymorphic mesh connection control block.
Claim 9
Dependent Claim 70 words
A processing element for a dynamically optimizable reconfigurable array processing system comprising a multiplicity of processing elements generally controlled by a host computer to carry out image processing as a network, comprising: memory means; processing means; I/O connection means; internal connection means; connection control means controlling the relationships of said other means in accordance with a control pattern; and means to alter the control pattern in said connection control means.
Claim 10
Dependent Claim 70 words
A processing element for a dynamically optimizable reconfigurable array processing system comprising a multiplicity of processing elements generally controlled by a host computer to carry out image processing as a network, comprising: memory means; processing means; I/O connection means; internal connection means; connection control means controlling the relationships of said other means in accordance with a control pattern; and means to alter the control pattern in said connection control means.
Claim 11
Dependent Claim 40 words
A processing element for a dynamically optimizable reconfigurable array processing system ac­cording to Claim 7, wherein said means to alter the control pattern in said connection control means is means responsive to intermediate level processing in a related processing element.
Claim 12
Dependent Claim 39 words
A processing element for a dynamically optimizable reconfigurable array processing system ac­cording to Claim 7, wherein said means to alter the control pattern in said connection control means is means responsive to fault indication in a related processing element.
Claim 13
Dependent Claim 37 words
A processing element for a dynamically optimizable reconfigurable array processing system ac­cording to Claim 7, comprising in addition external memory data connection means (EMD 102) connecting to said memory means, processor means and connection control means (8).
Claim 14
Dependent Claim 57 words
A processing element for a dynamically optimizable reconfigurable array processing system ac­cording to Claim 10, comprising in addition a multiplexer and a plurality of bus connections for said external memory data connection to said memory means, said processing means and said connection control mechanism, whereby said processing element may be operating local memory and external memory simul­taneously.

References Cited (Backward Citations)

No citation records indexed.

USPTO Annuity & Maintenance Windows

Maintenance schedule is calculated for granted US utility patents.

Assigned Categories & Tags

No categories assigned to this patent yet.

Assign Category Tag