EP0249116A2
Expired / Lapsed
EP
⏱️ 0.0 years remaining
Method for controlling data transfer buffer
Assignee: Hitachi Ltd
•
Filing: 1987-06-01
•
Granted: —
•
Expires: 2007-06-01
Abstract
Abstract In a data processing system in which data is transferred between memory areas (A, B, C, D, E) through a transfer buffer (58) shared by the memory areas, receive capability indication means (59) which is commonly accessable by the memory areas and contains information indicating whether data can be transferred to the respective memory areas or not is provided, and data to be transferred from one memory area to other memory area is stored in the transfer buffer in accordance with the content of the receive capability indicator.
Inventors
- 👤 Katsuya Kouda
- 👤 Masaharu Iwanaga
Bibliographic Details
Application Number
—
Jurisdiction
EP
Data Source
google_patents
Last Synchronized
2026-10-29 20:15
CPC Classifications
G; G06; G06F; G06F13/00; G06F13/10; G06F13/12; G06F13/122
Claims Analysis
Total Claims: 6
Claim 1
Independent Claim
145 words
A method for controlling data transfer in a data processing system including a plurality of memory areas (A, B, C, D, E) each having a receive buffer (63) and a transfer buffer (58) commonly accessable by said memory areas wherein data is transferred between the memory areas through said transfer buffer, said data processing system including indication means (59) for indicating availability of the receive buffers of said memory areas, said method comprising the steps of: a) referencing said indication means in response to occurrence of data to be transferred in one memory area to determining whether the receive buffer of the destination memory area is available or not, b) storing the data to be transferred into said transfer buffer when said receive buffer is vacant, and c) transmitting the data stored in said transfer buffer to said receive buffer of the destination memory area.
Claim 2
Independent Claim
145 words
A method for controlling data transfer in a data processing system including a plurality of memory areas (A, B, C, D, E) each having a receive buffer (63) and a transfer buffer (58) commonly accessable by said memory areas wherein data is transferred between the memory areas through said transfer buffer, said data processing system including indication means (59) for indicating availability of the receive buffers of said memory areas, said method comprising the steps of: a) referencing said indication means in response to occurrence of data to be transferred in one memory area to determining whether the receive buffer of the destination memory area is available or not, b) storing the data to be transferred into said transfer buffer when said receive buffer is vacant, and c) transmitting the data stored in said transfer buffer to said receive buffer of the destination memory area.
Claim 3
Dependent Claim
43 words
A method for controlling data transfer according to Claim 1 further comprising the step of: holding the data to be transferred in a transferring memory area instead of transmitting the data when the receive buffer of the destination memory area is not available.
Claim 4
Dependent Claim
56 words
A method for controlling data transfer according to Claim 1 or 2 wherein said indication means includes counter means to which the number of receive buffers provided in said memory areas is initially set, and said counter means is decremented each time the receive buffer is occupied and incremented each time the receive buffer is released.
Claim 5
Independent Claim
101 words
A method for controlling data transfer according one of the Claims 1 to 3 wherein said memory areas each includes a queue header for the transfer data and a transmit information control table pointed by said header for pointing an area in which the data to be transferred is stored, and in said step a), the transmit information control table which points the area in which the data to be transferred is stored is searched, and if it is found, said indication means is referenced to check whether the receive buffer of the destination location memory area is vacant or not.
Claim 6
Independent Claim
25 words
A method for controlling data transfer according one of the Claims 1 to 4 wherein said counter means is commonly accessable by said memory areas.
References Cited (Backward Citations)
No citation records indexed.
USPTO Annuity & Maintenance Windows
Maintenance schedule is calculated for granted US utility patents.