EP0217479A2
Expired / Lapsed
EP
⏱️ 0.0 years remaining
Information processing unit
Assignee: NEC Corp
•
Filing: 1982-01-22
•
Granted: —
•
Expires: 2002-01-22
Abstract
Abstract An N-bit (e.g. N = 4) memory 100 is coupled to a first bus 600. A second memory 200 is coupled by a coupling circuit 300, e.g. a multiplexer, to the first bus 600 and a second bus 700. In a first mode, the second memory 200 is coupled to the first bus 600 and an accessing circuit 400 provides control signals 410, 420 selectively to the first and second memories so that, whichever memory is accessed, reads out data on to the first bus 600. In a second mode, the control circuit 500 causes the coupling circuit to couple the second memory 200 to the second bus 700. The accessing circuit 400 applies control signals 410, 420, simultaneously to the two memories so that each access causes data to be read out from the first and second memories simultaneously on to the first and second buses respectively.
Inventors
- 👤 Ikutaro Wako
Bibliographic Details
Application Number
—
Jurisdiction
EP
Data Source
google_patents
Last Synchronized
2026-10-29 07:32
CPC Classifications
G; G06; G06F; G06F13/00; G06F13/14; G06F13/16; G06F13/1605; G06F13/1647; G06F12/00; G06F12/02; G06F12/04; G06F13/1668; G06F13/1678
Claims Analysis
Total Claims: 2
Claim 1
Independent Claim
394 words
An information processing unit having a first data storing circuit (100), a second data storing circuit (200), a first data bus (600), a first connection bus (610) coupling the first data storing circuit (100) to the first bus (600), and an accessing circuit (400) generating a first access signal (410) to be applied to the first data storing circuit (100) for reading out data stored in the first storing circuit (100) thereof and a second access signal (420) to be applied to the second data storing circuit (200) for reading out a data stored in the second data storing circuit (20) thereof,characterized by comprising a second data bus (700), a coupling circuit (300), a second connection bus (620) coupling the coupling circuit (300) to the second data storing circuit (200), a third connection bus (630) coupling the coupling circuit (300) to the first data bus (600), a fourth connection bus (640) coupling the coupling circuit (300) to the second data bus (700) and a control circuit (500) which connects the coupling circuit to either the third connection bus (630) or the fourth connection bus (640), and in that said unit operates in either a first mode or a second mode, the first mode comprising a read operation in which the coupling circuit (300) is connected to the third connection bus (630) and . data read out of the first data storing circuit according to the first access signal (410) is transferred to the first data bus (600) through the first connection bus (610) at a first timing, while data read out of the second data storing circuit (200) according to the second access signal is transferred to the first data bus (600) through the second connection bus (620), the coupling circuit (300) and the third connection bus (630) at a second timing different from the first timing, and the second mode comprising a read operation in which said coupling circuit (300) is connected to the fourth connection bus (640), and data read out of the first data storing circuit (100) is transferred to the first data bus (600) through the first connection bus (610) and simultaneously data read out of the second data storing circuit (200) is transferred to the second data bus (700) through the second connection bus (620), the coupling circuit (300) and the fourth connection bus (640) at the third timing.
Claim 2
Dependent Claim
394 words
An information processing unit having a first data storing circuit (100), a second data storing circuit (200), a first data bus (600), a first connection bus (610) coupling the first data storing circuit (100) to the first bus (600), and an accessing circuit (400) generating a first access signal (410) to be applied to the first data storing circuit (100) for reading out data stored in the first storing circuit (100) thereof and a second access signal (420) to be applied to the second data storing circuit (200) for reading out a data stored in the second data storing circuit (20) thereof,characterized by comprising a second data bus (700), a coupling circuit (300), a second connection bus (620) coupling the coupling circuit (300) to the second data storing circuit (200), a third connection bus (630) coupling the coupling circuit (300) to the first data bus (600), a fourth connection bus (640) coupling the coupling circuit (300) to the second data bus (700) and a control circuit (500) which connects the coupling circuit to either the third connection bus (630) or the fourth connection bus (640), and in that said unit operates in either a first mode or a second mode, the first mode comprising a read operation in which the coupling circuit (300) is connected to the third connection bus (630) and . data read out of the first data storing circuit according to the first access signal (410) is transferred to the first data bus (600) through the first connection bus (610) at a first timing, while data read out of the second data storing circuit (200) according to the second access signal is transferred to the first data bus (600) through the second connection bus (620), the coupling circuit (300) and the third connection bus (630) at a second timing different from the first timing, and the second mode comprising a read operation in which said coupling circuit (300) is connected to the fourth connection bus (640), and data read out of the first data storing circuit (100) is transferred to the first data bus (600) through the first connection bus (610) and simultaneously data read out of the second data storing circuit (200) is transferred to the second data bus (700) through the second connection bus (620), the coupling circuit (300) and the fourth connection bus (640) at the third timing.
References Cited (Backward Citations)
No citation records indexed.
USPTO Annuity & Maintenance Windows
Maintenance schedule is calculated for granted US utility patents.