← Back to Patent Explorer
EP0214628A2 Expired / Lapsed EP ⏱️ 0.0 years remaining

Process for the manufacture of substrates to interconnect electronic components and articles made by said process

Assignee: Advanced Interconnection Technology Inc
•
Filing: 1986-09-05
•
Granted: —
•
Expires: 2006-09-05
📄 Original PDF 🌐 Google Patents 🔄 Sync Now

Abstract

Abstract An improved process for making substrates for mounting and interconnecting high density components comprising a substrate core and at least two printed circuit con­ductor networks and wire scribed conductor filaments wherein connection between selected conductors of the printed circuit networks are formed by providing cavi­ties reaching from a conductor in one network to a con­ductor in another network and depositing conductive ma­terial covering the cavity wall and reaching from one to the other conductor; encapsulating the surface with a resin composition and providing its surface with wire scribed conductors; encapsulating the thus formed sur­face and,at predetermined locations, providing cavities reaching from the encapsulant surface to the respective wire scribed conductor; and applying a conductive metal layer to said cavity and the core of said wire scribed conductor thus forming an electrical connection from said conductor core to said surface of said encapsulant layer.

Inventors

  • 👤 Charles L. Lassen

Bibliographic Details

Application Number —
Jurisdiction EP
Data Source google_patents
Last Synchronized 2026-10-29 18:53
CPC Classifications
H; H05; H05K; H05K7/00; H05K7/02; H05K7/06; H05K1/00; H05K1/02; H05K1/11; H05K1/111; H05K1/112; H05K3/00; H05K3/46; H05K3/4644; H05K2201/00; H05K2201/09; H05K2201/09209; H05K2201/0929; H05K2201/09309; H05K2201/09372; H05K2201/09472; H05K2201/095; H05K2201/09509; H05K2201/10; H05K2201/10227; H05K2201/10287; H05K3/10; H05K3/103; H05K3/4602; H05K3/4611; H05K3/4641

Claims Analysis

Total Claims: 9
Claim 1
Independent Claim 208 words
A process for making substrates for mounting and interconnecting high density components comprising a substrate core,a printed circuit conductor pattern and wire scribed conductors, characterized in that it comprises the steps of - forming on said substrate core at least a first and a second printed circuit pattern electrically insulated from each other; - forming at least one cavity in predetermined locations penetrating said second pattern and substantially ex­posing said first pattern; - providing interfacing means between the said circuit patterns for establishing electrical conduct between respective conductors of the first and second pattern; - applying and affixing filaments over said printed circuit patterns, said filaments comprising a conductive core, thus forming a wire scribed circuit pattern; - applying a substantially smooth, flat, planar coating over the surface provided with said wire scribed circuit pattern thus maintaining the position of the filaments and providing a surface suitable for mounting surface-­mounted components; - forming, at predetermined locations on said planar surface, at least one cavity penetrating said coating and substantially exposing the conductive core of a re­spective conductor filament while maintaining the inte­grity of said wire scribed pattern; and - providing conductive interfacing means between said core of said conductor filament and the external surface of said planar coating.
Claim 2
Dependent Claim 208 words
A process for making substrates for mounting and interconnecting high density components comprising a substrate core,a printed circuit conductor pattern and wire scribed conductors, characterized in that it comprises the steps of - forming on said substrate core at least a first and a second printed circuit pattern electrically insulated from each other; - forming at least one cavity in predetermined locations penetrating said second pattern and substantially ex­posing said first pattern; - providing interfacing means between the said circuit patterns for establishing electrical conduct between respective conductors of the first and second pattern; - applying and affixing filaments over said printed circuit patterns, said filaments comprising a conductive core, thus forming a wire scribed circuit pattern; - applying a substantially smooth, flat, planar coating over the surface provided with said wire scribed circuit pattern thus maintaining the position of the filaments and providing a surface suitable for mounting surface-­mounted components; - forming, at predetermined locations on said planar surface, at least one cavity penetrating said coating and substantially exposing the conductive core of a re­spective conductor filament while maintaining the inte­grity of said wire scribed pattern; and - providing conductive interfacing means between said core of said conductor filament and the external surface of said planar coating.
Claim 3
Dependent Claim 13 words
The process of claim 1 wherein said inter­facing means is a metal deposit.
Claim 4
Dependent Claim 16 words
The process of claim 2 wherein said metal deposit is formed by a metal plating operation.
Claim 5
Dependent Claim 22 words
The process of claim 1 wherein said substrate core is, or is provided with, an additional core layer which is dimensionally stable.
Claim 6
Dependent Claim 33 words
The process of claim 1 wherein the coefficient of thermal expansion of said substrate core substantially matches the coefficient of thermal expansion of the com­ponents which are to be mounted on its surface.
Claim 7
Dependent Claim 23 words
The process of claim 1 wherein the coefficient of thermal expansion of said substrate core is between 5 and 20 x 10⁻⁶ in/in/°C.
Claim 8
Dependent Claim 31 words
The process of claims 1 to 6 further com­prising the step of providing,at a predetermined lo­cation,at least one through hole intersecting at least one of the conductors and having metallized walls.
Claim 9
Dependent Claim 49 words
The process of claim 1 wherein said substrate core comprises an epoxy resin impregnated core sheet which is provided on both sides with a metal alloy sheet comprising between 60 and 65% iron and between 35 and 40% nickel, the surface of said alloy sheets being clad with copper.

References Cited (Backward Citations)

No citation records indexed.

USPTO Annuity & Maintenance Windows

Maintenance schedule is calculated for granted US utility patents.

Assigned Categories & Tags

No categories assigned to this patent yet.

Assign Category Tag