← Back to Patent Explorer
EP0200348A2 Expired / Lapsed EP ⏱️ 0.0 years remaining

Line deflection system

Assignee: RCA Licensing Corp
•
Filing: 1986-03-25
•
Granted: —
•
Expires: 2006-03-25
📄 Original PDF 🌐 Google Patents 🔄 Sync Now

Abstract

Abstract In a synchronized digital horizontal deflection system operating at 2 x f H , a digital phase-lock-loop circuit (20) generates first f H rate signal (CMa) that is synchronized to the horizontal sync pulses (H s ), and a second f H rate second signal (CMb) that is delayed from the first signal (CMa) by one-half of the period H. A digital phase-control-loop circuit (120) receives the first and second signals and generates a horizontal deflection control signal (HORDRIVE) at 2 x f H rate that controls the retrace interval timing in a deflection circuit output stage (41). The synchronization of every other retrace interval occur in accordance with information provided by the first signal - (CMa).

Inventors

  • 👤 Donald Henry Willis

Bibliographic Details

Application Number —
Jurisdiction EP
Data Source google_patents
Last Synchronized 2026-10-30 03:25
CPC Classifications
H; H04; H04N; H04N3/00; H04N3/10; H04N3/14; H04N5/00; H04N5/04; H04N5/12; H04N5/126

Claims Analysis

Total Claims: 10
Claim 1
Independent Claim 182 words
An apparatus for generating in each period of a line synchronizing input signal, deflection output signals of a line deflection circuit (253,54,41) for controlling the timings of the deflection cycles thereof, characterized by a phase-lock-loop circuit (20) responsive to said line synchronizing input signal (H s ) for generating, in each period thereof, first (CMa) and second - (CMb) periodic signals separated by corresponding constant intervals from said input signal (H s ); means (part of 41) coupled to said deflection circuit (253,54, 41) for developing a delection cycle indicative signal (FLYBACK); a phase-control-loop circuit (120) responsive to said deflection cycle indicative signal (FLYBACK) and to at least one of said first (CMa) and second - (CMb) periodic signals for generating first and second deflection output signals (first and second alternate pulses of HORDRIVE) during each period of said line synchronizing input signal (H s ; and a line output stage (41) of said line deflection circuit (253,54,41) for generating a cycle of line deflection current upon the occurrence of each one of said first and second deflection output signals - (HORDRIVE).
Claim 2
Independent Claim 182 words
An apparatus for generating in each period of a line synchronizing input signal, deflection output signals of a line deflection circuit (253,54,41) for controlling the timings of the deflection cycles thereof, characterized by a phase-lock-loop circuit (20) responsive to said line synchronizing input signal (H s ) for generating, in each period thereof, first (CMa) and second - (CMb) periodic signals separated by corresponding constant intervals from said input signal (H s ); means (part of 41) coupled to said deflection circuit (253,54, 41) for developing a delection cycle indicative signal (FLYBACK); a phase-control-loop circuit (120) responsive to said deflection cycle indicative signal (FLYBACK) and to at least one of said first (CMa) and second - (CMb) periodic signals for generating first and second deflection output signals (first and second alternate pulses of HORDRIVE) during each period of said line synchronizing input signal (H s ; and a line output stage (41) of said line deflection circuit (253,54,41) for generating a cycle of line deflection current upon the occurrence of each one of said first and second deflection output signals - (HORDRIVE).
Claim 3
Dependent Claim 47 words
An apparatus as recited in Claim 1 characterized in that said phase-control-loop circuit (120) is responsive only to the deflection cycle indicative signal (FLYBACK) that correponds to a cycle of line deflection current associated with only one of said first and second deflection output signals - (HORDRIVE).
Claim 4
Dependent Claim 52 words
An apparatus as recited in Claim 1 characterized in that said phase-control-loop circuit (120) is responsive to only one (CMa) of said first (CMa) and second (CMb) periodic signals for phase shifting the timings of both said first and second deflection output signals (HORDRIVE) in accordance with said one periodic signal (CMa).
Claim 5
Dependent Claim 26 words
An apparatus as recited in Claim 1 characterized in that both said first and second deflection output signals (HORDRIVE) are provided on the same signal line.
Claim 6
Dependent Claim 71 words
An apparatus as recited in Claim 1 characterized by means (40,51) for combining said first (CMa) and second (CMb) periodic signals to form a third periodic signal (CMa,CMb) that has a constant phase relationship with, and a frequency greater than, said input signal (H s ), wherein said third periodic signal (CMa,CMb) is coupled to said phase-control-loop circuit (120) that generates said first and second deflection output signals - (HORDRIVE) therefrom.
Claim 7
Dependent Claim 33 words
An apparatus as recited in Claim 5 characterized in that the frequency of said third periodic signal - (CMa, CMb) is an integer multiple of that of said input signal (H s ).
Claim 8
Dependent Claim 37 words
An apparatus as recited in Claim 5 characterized in that said combining means comprises a multiplexer (40) that alternately couples said first - (CMa) and second (CMb) periodic signals to form said third periodic signal (CMa, CMb).
Claim 9
Dependent Claim 120 words
An apparatus as recited in Claim 5 characterized by a source of a clock signal (CK), wherein said third periodic signal forming means (40,51) forms integer (CMI) and fraction (CMP) part signals of said third periodic signal (CMa, CMb) that supply timing information thereof, wherein said integer part signal (CMI) is indicative of a corresponding cycle of said clock signal (CK) and wherein said fraction part signal (CMP) is indicative of a corresponding fraction of a cycle of said clock signal (CK), and means (253, 54) responsive to said integer (CMI) and fraction part (CMP) signals of said third periodic signal (CMa, CMb) for generating said first and second deflection output signals (HORDRIVE) in accordance with timing information contained therein.
Claim 10
Dependent Claim 89 words
An apparatus as recited in Claim 5 characterized in that said third periodic signal (CMa, CMb) is coupled to a time shifting means (51) of said phase-control-loop circuit (120) that time shifts said third periodic signal (CMa, CMb) in acordance with said at least one of said first (CMa) and second (CMb) periodic signals for generating a time shifted third periodic signal (CMI, CMP) therefrom, and wherein said phase-control-loop circuit (120) generates said first and second deflection output signal (HORDRIVE) from said time shifted third periodic signal (CMI, CMP),

References Cited (Backward Citations)

No citation records indexed.

USPTO Annuity & Maintenance Windows

Maintenance schedule is calculated for granted US utility patents.

Assigned Categories & Tags

No categories assigned to this patent yet.

Assign Category Tag