Digital signal stretcher
Abstract
Abstract Clocked control signals are applied from a source (20) to the input (C1) of delay means (L-1 to L-5) having a plurality of successive signal takeoff points, with the delay ( T ) between successive ones of said takeoff points being the same (e.g., a period at the signal clocking frequency, f CL ). An "and" gate (30) is provided with a plurality of inputs equal in number to the plurality of takeoff points. Each takeoff point is linked by a signal path to a respectively different one of the "and" gate inputs. A succession of two-input "or" gates (0-1 to 0-9) is provided, with one input of each "or" gate coupled to receive the output of the "and" gate (30). The last of the succession of "or" gates is coupled to a control signal output (CO). The output of each of the remainder of said succession is coupled via a respectively different one of a plurality of similar delay devices (D-1 to D-8) to the other input of the next succeeding one of said succession of "or" gates. Each of the delay devices imparts a delay (z) equal to a period at f CL . The other input of the first of said succession of "or" gates is coupled to directly receive the control signal source output.
Inventors
- 👤 Robert Andrew Wargo
Bibliographic Details
Claims Analysis
Total Claims: 6References Cited (Backward Citations)
No citation records indexed.
USPTO Annuity & Maintenance Windows
Maintenance schedule is calculated for granted US utility patents.