EP0180821A2
Expired / Lapsed
EP
⏱️ 0.0 years remaining
A method of detecting addressing errors in a catalogued memory, and catalogued memory using same
Assignee: International Business Machines Corp
•
Filing: 1985-10-15
•
Granted: —
•
Expires: 2005-10-15
Abstract
Abstract A redundant error-detecting addressing method and system for use in a cache memory. A directory converts togical data addresses to physical addresses in the cache where the data is stored in blocks. The blocks are expanded to include redundant addressing information such as the logical data address and the physical cache address. When a block is accessed from the cache, the redundant addressing is compared to the directory addressing information to confirm that the correct data has been accessed.
Inventors
- 👤 Jerry Duane Dixon
- 👤 Robert Henri Farrell
- 👤 Gerald A. Marazas
- 👤 Andrew Boyce Mcneill, Jr.
- 👤 Gerald Ulrich Merckel
Bibliographic Details
Application Number
—
Jurisdiction
EP
Data Source
google_patents
Last Synchronized
2026-11-02 22:12
CPC Classifications
G; G06; G06F; G06F11/00; G06F11/07; G06F11/08; G06F11/10; G06F11/1008; G06F11/1064; G06F12/00
Claims Analysis
Total Claims: 11
Claim 1
Independent Claim
158 words
A method of detecting addressing errors in a memory catalogued by a directory, said memory divided into a plurality of blocks for the storage of data information, said information addressed by a first address, said block addressed by a second address, said directory providing the correspondence between said first address and said second address, characterized in that it comprises the steps of : storing in a first portion of one of said blocks, addressed by said second address, data addressed by said first address; storing in a second portion of said one of said blocks addressing information derived from said first and second addresses; initiating an access to data in said catalogued memory according to said first address; converting said first address to said second address according to said directory; reading said second portion addressed by said second address; and comparing said read second portion with said first and second addresses used for said converting and reading steps.
Claim 2
Independent Claim
158 words
A method of detecting addressing errors in a memory catalogued by a directory, said memory divided into a plurality of blocks for the storage of data information, said information addressed by a first address, said block addressed by a second address, said directory providing the correspondence between said first address and said second address, characterized in that it comprises the steps of : storing in a first portion of one of said blocks, addressed by said second address, data addressed by said first address; storing in a second portion of said one of said blocks addressing information derived from said first and second addresses; initiating an access to data in said catalogued memory according to said first address; converting said first address to said second address according to said directory; reading said second portion addressed by said second address; and comparing said read second portion with said first and second addresses used for said converting and reading steps.
Claim 3
Dependent Claim
64 words
A method as recited in claim 1, characterized in that it further comprises the steps of : signalling an error condition if said comparing step indicates a disagreement between said read second portion and said first and second addresses used for said reading and converting steps; and completing said initiated access to said second portion if said comparing step does not indicate said disagreement.
Claim 4
Dependent Claim
24 words
A method as recited in claim 1, characterized in that said addressing information comprises the first address from which said addressing information is derived.
Claim 5
Dependent Claim
25 words
A method as recited in claim 3, characterized in that said addressing information further comprises the second address from which said addressing information is derived.
Claim 6
Dependent Claim
100 words
A catalogued memory system, characterized in that it comprises : a catalogued memory for storing data information addressed by a first set of addresses and divided into blocks addressed by a second set of addresses, said data information being stored in a first portion of one of said blocks; a directory memory; means connected to said directory memory for converting a first address in said first set to a second address in said second set; and means for storing in a second portion of a block addressed by said second address addressing information derived from said first and second addresses.
Claim 7
Dependent Claim
100 words
A catalogued memory system, characterized in that it comprises : a catalogued memory for storing data information addressed by a first set of addresses and divided into blocks addressed by a second set of addresses, said data information being stored in a first portion of one of said blocks; a directory memory; means connected to said directory memory for converting a first address in said first set to a second address in said second set; and means for storing in a second portion of a block addressed by said second address addressing information derived from said first and second addresses.
Claim 8
Dependent Claim
34 words
A catalogued memory system as recited in claim 5, characterized in that it further comprises means for reading said second portion and comparing it with said first and second addresses used in said reading.
Claim 9
Dependent Claim
19 words
A catalogued memory system as recited in claim 5, characterized in that said addressing information comprises said first address.
Claim 10
Dependent Claim
20 words
A catalogued memory system as recited in claim 7, characterized in that said addressing information further comprises said second address.
Claim 11
Dependent Claim
29 words
A catalogued memory system as recited in claim 6, characterized in that said catalogued memory is a cache memory and said addressing information comprises said first and second addresses.
References Cited (Backward Citations)
No citation records indexed.
USPTO Annuity & Maintenance Windows
Maintenance schedule is calculated for granted US utility patents.