← Back to Patent Explorer
EP0179577A2 Expired / Lapsed EP ⏱️ 0.0 years remaining

Method for making a semiconductor device having conductor pins

Assignee: Advanced Micro Devices Inc
•
Filing: 1985-09-26
•
Granted: —
•
Expires: 2005-09-26
📄 Original PDF 🌐 Google Patents 🔄 Sync Now

Abstract

Abstract An improved package for a semiconductor device comprises an integrated circuit die and a mounting package having an array of parallel leads which directly connect perpendicular to the die. The process for making the package comprises forming an array of parallel, spaced apart, conductor pins; bonding the array of parallel conductor pins directly to an integrated circuit die while maintaining the die in a plane perpendicular to the parallel pins; and surrounding the die with a package material capable of protecting the die.

Inventors

  • 👤 Candice Brown

Bibliographic Details

Application Number —
Jurisdiction EP
Data Source google_patents
Last Synchronized 2026-11-03 14:51
CPC Classifications
H; H10; H10W; H10W99/00; H10W74/00; H10W74/01; H10W74/10; H10W74/111; Y; Y10; Y10T; Y10T29/00; Y10T29/49; Y10T29/49002; Y10T29/49117; Y10T29/49169; Y10T29/49171; Y10T29/49172

Claims Analysis

Total Claims: 19
Claim 1
Independent Claim 79 words
A method for making a semiconductor device comprising an integrated circuit die and a mounting package including leads to interconnect the die with external electrical components, said process comprising: a) forming an array of parallel, spaced apart, conductor pins; b) bonding the array of parallel conductor pins directly to an integrated circuit die while maintaining said die in a plane perpendicular to said parallel pins; and c) surrounding said die with a package material capable of protecting said die.
Claim 2
Independent Claim 79 words
A method for making a semiconductor device comprising an integrated circuit die and a mounting package including leads to interconnect the die with external electrical components, said process comprising: a) forming an array of parallel, spaced apart, conductor pins; b) bonding the array of parallel conductor pins directly to an integrated circuit die while maintaining said die in a plane perpendicular to said parallel pins; and c) surrounding said die with a package material capable of protecting said die.
Claim 3
Dependent Claim 39 words
The method of claim 1 wherein said array of parallel pins is formed by placing a plurality of equal length pins in a jig having a plurality of spaced apart parallel bores of equal depth in one surface thereof.
Claim 4
Dependent Claim 42 words
The method of claim 2 wherein the exposed ends of said pins are coated with solder and said die is then placed against said solder coated pins while heating said solder to cause said pins to be bonded perpendicular to said die.
Claim 5
Dependent Claim 39 words
The process of claim 3 wherein said die, having said pins bonded perpendicular thereto, is encapsulated in plastic to form a semiconductor device having a high density conductor pin array and further characterized by good electrical and thermal conductivity.
Claim 6
Dependent Claim 29 words
The method of claim 3 wherein said die, having said pins bonded perpendicular thereto, is sealed in a hermetically sealed case to protect said die from the external environment.
Claim 7
Dependent Claim 54 words
The method of claim 5 wherein said die having said pin array bonded thereto is placed in a mold having raised portions thereon contacting the surface of said die opposite the surface having said pin array bonded thereto, and having guide members on the side walls of said mold to center said die therein.
Claim 8
Dependent Claim 25 words
The method of claim 6 wherein an elastomeric material is placed in said mold around said die to provide shock mounting support for said die.
Claim 9
Dependent Claim 30 words
The method of claim 7 wherein an encapsulating material is placed in said mold over said die and elastomeric material to seal said die and elastomeric material in said mold.
Claim 10
Dependent Claim 41 words
The method of claim 2 wherein said pins in said die are partially encapsulated in a material capable of maintaining said pins in parallel alignment upon removal from said jig with both ends of each pin exposed for electrical contact thereto.
Claim 11
Dependent Claim 59 words
The method of claim 9 wherein said die is subsequently electrically bonded to said pins by coating one end of said pins with solder and then bringing said die into contact with said solder coated pins while heating said solder to cause said die to bond to said pins in a plane normal to the axes of said pins.
Claim 12
Dependent Claim 58 words
The method of claim 1 including the further steps of: a) forming one or more patterned layers on one surface of said die to provide conductive paths from peripheral conduction pads on said die to contact points in registry with said pins and b) bonding said pins to said contact points to provide electrical contact with said die.
Claim 13
Dependent Claim 16 words
The method of claim 1 wherein said parallel pins are spaced 25 mils apart on center.
Claim 14
Dependent Claim 22 words
The method of claim 1 wherein said parallel pins are equidistantly space apart hexagonal to one another to provide enhanced spacing density.
Claim 15
Dependent Claim 53 words
An improved semiconductor package having increased lead density comprising: a) an integrated circuit die; b) an array of parallel, equally spaced apart leads mounted directly and perpendicularly to one surface of said die; and c) packaging material around said die and a portion of said leads adjacent said die to protect said die.
Claim 16
Dependent Claim 53 words
An improved semiconductor package having increased lead density comprising: a) an integrated circuit die; b) an array of parallel, equally spaced apart leads mounted directly and perpendicularly to one surface of said die; and c) packaging material around said die and a portion of said leads adjacent said die to protect said die.
Claim 17
Dependent Claim 22 words
The package of claim 14 wherein said array of equally spaced apart leads comprises a plurality of leads in an orthogonal array.
Claim 18
Dependent Claim 22 words
The package of claim 14 wherein said array of equally spaced apart leads comprises a plurality of leads in a hexagonal array.
Claim 19
Dependent Claim 61 words
The package of claim 14 wherein said array of leacs is preformed by loading said leads into a jig to maintain said leads at an even height in a parallel, equally spaced apart arrangement and placing packaging material around a portion of each of said leads prior to connecting said lead array to said die to maintain said parallel equidistant spacing.

References Cited (Backward Citations)

No citation records indexed.

USPTO Annuity & Maintenance Windows

Maintenance schedule is calculated for granted US utility patents.

Assigned Categories & Tags

No categories assigned to this patent yet.

Assign Category Tag