← Back to Patent Explorer
EP0172574A2 Expired / Lapsed EP ⏱️ 0.0 years remaining

Memory address location system for an electronic postage meter having multiple non-volatile memories

Assignee: Pitney Bowes Inc
•
Filing: 1985-08-22
•
Granted: —
•
Expires: 2005-08-22
📄 Original PDF 🌐 Google Patents 🔄 Sync Now

Abstract

Abstract @ A method and associated apparatus is provided for using data stored in one non-volatile memory to locate the next memory address in which to write data in another non-volatile memory of an electronic postage meter, comprising the steps of and associated apparatus for providing a first non-volatile memory (30) for storing data therein including cumulative piece count data corresponding to the number of completed postage transactions, providing a second non-volatile memory (32) for storing accounting data sequentially therein for each one of a predetermined number of trip cycles of the postage meter which number corresponds to the number of individually addressable trip cycle memory locations in the second non-volatile memory (32) and defines a modulus of the second non-volatile memory (32), retrieving the cumulative piece count data from the first non-volatile memory (30) during a power up cycle, dividing the cumulative piece count data by the modulus of the second non-volatile memory, and using the remainder resulting from the division to locate the next individually addressable trip cycle memory location in the sequence of memory locations in the second non-volatile memory (32) for writing the accounting data for the first trip cycle of the meter after completion of the power-up cycle.

Inventors

  • 👤 Wallace Kirschner
  • 👤 Easwaran C.N. Nambudiri
  • 👤 Douglas H. Patterson

Bibliographic Details

Application Number —
Jurisdiction EP
Data Source google_patents
Last Synchronized 2026-11-02 20:20
CPC Classifications
G; G07; G07B; G07B17/00; G07B17/00185; G07B17/00362; G07B17/00314; G07B2017/00346; G07B2017/00395

Claims Analysis

Total Claims: 13
Claim 1
Independent Claim 198 words
A method of using data stored in one non-volatile memory to locate the next memory address in which to write data in another non-volatile memory of an electronic postage meter, characterised by the steps of: providing a first non-volatile memory (30) for storing data therein, the data including cumulative piece count data corresponding to the number of completed postage transactions; providing a second non-volatile memory (32) for storing accounting data sequentially therein for each one of a predetermined number of trip cycles of the postage meter which number corresponds to the number of individually addressable trip cycle memory locations in the second non-volatile memory (32) and defines a modulus of the second non-volatile memory (32); retrieving the cumulative piece count data from the first non-volatile memory (30) during a power up cycle; dividing the cumulative piece count data by the modulus of the second non-volatile memory (32); and using the remainder resulting from the division step to locate the next individually addressable trip cycle memory location in the sequence of memory locations in the second non-volatile memory (32) for writing the accounting data for the first trip cycle of the meter after completion of the power up cycle.
Claim 2
Independent Claim 198 words
A method of using data stored in one non-volatile memory to locate the next memory address in which to write data in another non-volatile memory of an electronic postage meter, characterised by the steps of: providing a first non-volatile memory (30) for storing data therein, the data including cumulative piece count data corresponding to the number of completed postage transactions; providing a second non-volatile memory (32) for storing accounting data sequentially therein for each one of a predetermined number of trip cycles of the postage meter which number corresponds to the number of individually addressable trip cycle memory locations in the second non-volatile memory (32) and defines a modulus of the second non-volatile memory (32); retrieving the cumulative piece count data from the first non-volatile memory (30) during a power up cycle; dividing the cumulative piece count data by the modulus of the second non-volatile memory (32); and using the remainder resulting from the division step to locate the next individually addressable trip cycle memory location in the sequence of memory locations in the second non-volatile memory (32) for writing the accounting data for the first trip cycle of the meter after completion of the power up cycle.
Claim 3
Dependent Claim 50 words
A method according to Claim 1, including the steps of: verifying the accuracy of the cumulative piece count data stored in the first non-volatile memory (30); writing accounting data into the next sequential individually addressable trip cycle memory location in the second non-volatile memory (32) resulting from the first trip
Claim 4
Dependent Claim 85 words
A method according to Claim 1 or 2 wherein: the cumulative piece count data is directly used to locate the next individually addressable trip cycle memory location in the second non-volatile memory (32) if the cunu- lative piece count is less than or equal to the modulus and the remainder resulting from division of the cumulative piece count data by the modulus is used to locate the next individually addressable trip cycle memory location if the cumulative piece count data is greater than the modulus.
Claim 5
Dependent Claim 48 words
4 . A method according to any one of Claims 1 to 3 including the step of: identifying the next sequential individually addressable trip cycle memory location in the second non-volatile memory (32) in which to write accounting data as a result of the cumulative piece count data.
Claim 6
Independent Claim 216 words
A system for using data stored in one non-volatile memory to locate the next memory address in which to write data in mother non-volatile memory of an electronic postage meter, characterised by: first non-volatile memory (30) for storing data reflecting postage transactions, including cumulative piece count data corresponding to the number of completed postage transactions; second non-volatile memory (32) having a plurality of individually addressable trip cycle memory locations for storing accounting data therein for each one of a predetermined number of trip cycles of the meter which number corresponds to the number of said individually addressable trip cycle memory locations in said second non-volatile memory (3 2 ) and defines a modulus of said second non-volatile memory (32); microprocessor means (12) for retrieving the cumulative piece count data from said first non-volatile memory (30) during a power un cvcle: dividing means (34a) for dividing the cumulative piece data by the modulus of said second non-volatile memory (32); and said microprocessor means (12) using the remainder resulting from said dividing means (34a) to locate the next individually addressable trip cycle memory location in the se- q uence of memory locations in said second non-volatile memory (32) for writing the accounting data for the first trip cycle of the meter after completion of the power up cycle.
Claim 7
Independent Claim 216 words
A system for using data stored in one non-volatile memory to locate the next memory address in which to write data in mother non-volatile memory of an electronic postage meter, characterised by: first non-volatile memory (30) for storing data reflecting postage transactions, including cumulative piece count data corresponding to the number of completed postage transactions; second non-volatile memory (32) having a plurality of individually addressable trip cycle memory locations for storing accounting data therein for each one of a predetermined number of trip cycles of the meter which number corresponds to the number of said individually addressable trip cycle memory locations in said second non-volatile memory (3 2 ) and defines a modulus of said second non-volatile memory (32); microprocessor means (12) for retrieving the cumulative piece count data from said first non-volatile memory (30) during a power un cvcle: dividing means (34a) for dividing the cumulative piece data by the modulus of said second non-volatile memory (32); and said microprocessor means (12) using the remainder resulting from said dividing means (34a) to locate the next individually addressable trip cycle memory location in the se- q uence of memory locations in said second non-volatile memory (32) for writing the accounting data for the first trip cycle of the meter after completion of the power up cycle.
Claim 8
Dependent Claim 71 words
A system according to Claim 5, wherein: said microprocessor means (12) verifies the accuracy of the cumulative piece count data stored in said first non-volatile memory (30) and selects the next sequential memory location in said second non-volatile memory (32) to write accounting data therein in accordance with the remainder obtained from said dividing means (34a) for the first trip cycle of the meter after completion of the power up cycle.
Claim 9
Dependent Claim 80 words
A system according to Claim 5, wherein: said microprocessor means (12) uses the cumulative piece count data directly to locate the next individually addressable trip cycle memory location in said second non-volatile memory (32) if the cumulative piece count data is less than or equal to the modulus and the remainder resulting from the division of the cumulative piece count data by the modulus in said dividing means (34a) if the cumulative piece count data is greater than the modulus.
Claim 10
Dependent Claim 44 words
A system according to Claim 5, wherein: said microprocessor means (12) identifies the next sequential individually addressable trip cycle memory location in said second non-volatile memory ( 32 ) in which to write accounting data as a result of the cumulative piece count data.
Claim 11
Dependent Claim 46 words
A system according to Claim 5, wherein: said microprocessor means (12) writes accounting data resulting from the first trip cycle of the meter after completion of a power up cycle into the next sequential individually addressable trip cycle memory location of said second non-volatile memory (32).
Claim 12
Dependent Claim 218 words
A system according to Claim 5, wherein: said microprocessor means (12) verifies the accuracy of the cumulative piece count data stored in said first non-volatile memory (30) and selects the next sequential memory location in said second non-volatile memory (32) to write accounting data therein in accordance with the remainder obtained from said dividing means (34a) for the first trip cycle of the meter after completion of the power up cycle; said microprocessor means (12) identifies the next sequential individually addressable trip cycle memory location in said second non-volatile memory (32) in which to write accounting data as a result of the cumulative piece count data; said microprocessor means (12) uses the cumulative piece count data directly to locate the next individually addressable trip cycle memory location in said second non-volatile memory (32) if the cumulative piece count is less than or equal to the modulus and the remainder resulting from the division of the cumulative piece count data by the modulus in said dividing means (34a) if the cumulative piece count data is greater than the modulus; and said microprocessor means (12) writes accounting data resulting from the first trip cycle of the meter after completion of a power up cycle into the next sequential individually addressable trip cycle memory location of said second non-volatile memory (32).
Claim 13
Dependent Claim 30 words
An electronic postage meter operable ac- coring to the method of any one of Claims 1 to 4 or comprising the system of any one of Claims 5 to 10.

References Cited (Backward Citations)

No citation records indexed.

USPTO Annuity & Maintenance Windows

Maintenance schedule is calculated for granted US utility patents.

Assigned Categories & Tags

No categories assigned to this patent yet.

Assign Category Tag