← Back to Patent Explorer
EP0155675A2 Expired / Lapsed EP ⏱️ 0.0 years remaining

Color signal processing circuit

Assignee: Toshiba Corp
•
Filing: 1985-03-19
•
Granted: —
•
Expires: 2005-03-19
📄 Original PDF 🌐 Google Patents 🔄 Sync Now

Abstract

Abstract Multiplier and multiplicand output means (202, 200, 211 - 216, 124) is connected to multiplier means (300) having a multiplier and multiplicand input section. The multiplier and multiplicand output means produces second matrix coefficient signals (K10) in response to first matrix coefficient signals, automatic chroma control signal and adjustment signal. The second matrix coefficient signals (K10) are inputted to the multiplier (300) on a time-sharing basis and are multiplied with an input digital chroma signal (C11) in this multiplier. The second matrix coefficient signals (K10) include an automatic chroma control component, color saturation control component and hue control component.

Inventors

  • 👤 Susumu C/O Patent Division Suzuki

Bibliographic Details

Application Number —
Jurisdiction EP
Data Source google_patents
Last Synchronized 2026-11-04 04:43
CPC Classifications
H; H04; H04N; H04N9/00; H04N9/64; H04N9/68; H04N9/67

Claims Analysis

Total Claims: 12
Claim 1
Independent Claim 138 words
A color signal processing circuit characterized by comprising: multiplier means (300) for receiving a first signal (Cll) and a second signal (K10) and producing a third signal (C12) which is multiplication of said first and second signals (Cll, K10), said first signal including a digital (Cll) chroma signal; means (202) for transmitting said first signal to said multiplier means; matrix coefficient means (200, 211 - 216, 124) responsive to said third signal (C12) for generating a plurality of matrix coefficients, said matrix coefficient means including a first selector means (227) for selecting said matrix coefficients in time division manner and for producing said second signal (K10); and ACC means (301) connected between said multiplier (300) means and said matrix coefficient means (200, 211 - 216, 124) for generating an ACC signal (AO) upon application of said third signal.
Claim 2
Dependent Claim 138 words
A color signal processing circuit characterized by comprising: multiplier means (300) for receiving a first signal (Cll) and a second signal (K10) and producing a third signal (C12) which is multiplication of said first and second signals (Cll, K10), said first signal including a digital (Cll) chroma signal; means (202) for transmitting said first signal to said multiplier means; matrix coefficient means (200, 211 - 216, 124) responsive to said third signal (C12) for generating a plurality of matrix coefficients, said matrix coefficient means including a first selector means (227) for selecting said matrix coefficients in time division manner and for producing said second signal (K10); and ACC means (301) connected between said multiplier (300) means and said matrix coefficient means (200, 211 - 216, 124) for generating an ACC signal (AO) upon application of said third signal.
Claim 3
Dependent Claim 51 words
A color signal processing circuit according to claim 1, characterized in that said transmitting means (202) includes a second selector means which selects said ACC signal during nonsignal period of said digital chroma signal and selects said digital chroma signal during burst and video signal periods of said digital chroma signal.
Claim 4
Dependent Claim 106 words
A color signal processing circuit according to claim 1, characterized in that said matrix coefficient means (200, 211 - 216) provides first matrix coefficients and second matrix coefficients; said first selector means (227) selects said first matrix coefficients as said second signal (K10) during nonsignal period (TO) of said digital chroma signal and selects said ACC signal (AO) as said second signal during burst signal period (Tl) of said digital chroma signal and selects said second matrix coefficients during video period (T2) of said digital chroma signal; and wherein said second matrix coefficients are the multiplication of said ACC signal (AO) and said first matrix coefficients.
Claim 5
Dependent Claim 47 words
A color signal processing circuit according to claim 3, characterized in that said matrix coefficient means further includes register means for storing said second matrix coefficients, and includes second selector means for selecting said first matrix coefficients and said second matrix coefficients stored in said register means.
Claim 6
Dependent Claim 111 words
A color signal processing circuit according to claim 4, characterized in that said matrix coefficient means further comprises, adjusting means (124, Al, 8) for adjusting said first matrix coefficients by an arithmetic operation of thereby color saturation and hue are controlled, where, RX1, GX1, BX1, RY1, GY1 and BY1 are the first matrix coefficient signals, Al is the adjust color saturation degree adjustment signal, RXO, GXO, BXO, RYO, GYO, and BYO are the predetermined first matrix coefficient signals, 8 is the hue adjustment signal, and where said second matrix coefficients RX2, GX2, BX2, RY2, GY2, and BY2 are obtained by an arithmetic operation of where, said AO is the ACC signal.
Claim 7
Dependent Claim 54 words
A color signal processing circuit according to claim 1, characterized by further comprising: delay means (304) connected to said multiplier means (300) for delaying said third signal by a given period and for producing a delayed signal; and means (305) for adding said third signal and delayed signal for producing a color difference signal.
Claim 8
Dependent Claim 57 words
A color signal processing circuit according to claim 1, characterized in that said transmitting means (202) substantially transmits said digital chroma signal; and said first selector means (227) selects said ACC signal (AO) during burst signal period (Tl) of said digital chroma signal, and selects said matrix coefficients during video period (T2) of said digital chroma signal.
Claim 9
Dependent Claim 85 words
A color signal processing circuit according to claim 7, characterized in that said matrix coefficient means (200, 211 - 216, 124) comprises; adjusting means (124, Al, e) for adjusting said matrix coefficients RX, GX, BX, RY, GY and BY by an arithmetic operation of thereby color saturation and hue are controlled, where, Al is the color saturation degree adjustment signal, 6 is the hue adjustment signal, A0 is the ACC signal, RXO, GXO, BXO, RYO, GYO, and BYO are the predetermined first matrix coefficient signals.
Claim 10
Dependent Claim 165 words
A color signal processing circuit characterized by comprising: multiplier means (300) for receiving a first signal and a second signal (Cll) and producing a third signal (C12) which is multiplication of said first and second signals (Cll, C12), said first signal (Cll) being a digital chroma signal; ACC means (301) connected to said multiplier means (300) for generating an ACC signal upon application of said third signal; data selector means (310) for selecting said matrix coefficients in time division manner; a multiplier (701) for multiplying said matrix coefficients and-said ACC signal, and for producing said second signal; adjusting means (124, Al, e) for adjusting said matrix coefficients W by an arithmetic operation and said multiplier (701) performs an operation of W x A0 in order to obtain said second signal, where, RXO, GXO, BXO, RYO, GYO, and BYO are the predetermined first matrix coefficient signals, Al is the color saturation degree adjustment signal, 6 is the hue adjustment signal, and AO is the ACC signal.
Claim 11
Dependent Claim 165 words
A color signal processing circuit characterized by comprising: multiplier means (300) for receiving a first signal and a second signal (Cll) and producing a third signal (C12) which is multiplication of said first and second signals (Cll, C12), said first signal (Cll) being a digital chroma signal; ACC means (301) connected to said multiplier means (300) for generating an ACC signal upon application of said third signal; data selector means (310) for selecting said matrix coefficients in time division manner; a multiplier (701) for multiplying said matrix coefficients and-said ACC signal, and for producing said second signal; adjusting means (124, Al, e) for adjusting said matrix coefficients W by an arithmetic operation and said multiplier (701) performs an operation of W x A0 in order to obtain said second signal, where, RXO, GXO, BXO, RYO, GYO, and BYO are the predetermined first matrix coefficient signals, Al is the color saturation degree adjustment signal, 6 is the hue adjustment signal, and AO is the ACC signal.
Claim 12
Dependent Claim 53 words
A color signal processing circuit according to claim 9, characterized by further comprising; delay means (304) connected to said multiplier means (300), for delaying said third signal by a given period and for producing a delayed signal, means (305) for adding said third signal and delayed signal, for producing a color difference signal.

References Cited (Backward Citations)

No citation records indexed.

USPTO Annuity & Maintenance Windows

Maintenance schedule is calculated for granted US utility patents.

Assigned Categories & Tags

No categories assigned to this patent yet.

Assign Category Tag