← Back to Patent Explorer
EP0149390A2 Expired / Lapsed EP ⏱️ 0.0 years remaining

Field effect transistor with a vertical sub-micronic structure and process for its production

Assignee: Thales SA
•
Filing: 1984-12-18
•
Granted: —
•
Expires: 2004-12-18
📄 Original PDF 🌐 Google Patents 🔄 Sync Now

Abstract

Abstract Translated from French L'invention concerne un transistor à effet de champ vertical, fonctionnant en régime balistique aux très hautes fréquences (100-200 GHz). Afin d'augmenter l'impédance de sortie de ce transistor, et sa puissance, l'effet de champ de la grille G1 (9) est découplé du drain (8) par l'effet de champ d'une seconde grille G2 (10). Les deux grilles sont portées par deux flancs opposés d'une mésa gravée dans la couche active (5) sous le drain (6 + 8). La seconde grille G2 (10) est décalée par rapport à la première grille G1 (9) et plus proche du drain (8). Le décalage est obtenu par une couche d'isolant (11) sous la seconde grille G2 (10). Les deux grilles (9, 10) sont deposées successivement par des projections latérales. Application aux systèmes hyperfréquences. The invention relates to a vertical field effect transistor, operating in ballistic regime at very high frequencies (100-200 GHz). In order to increase the output impedance of this transistor, and its power, the field effect of the gate G1 (9) is decoupled from the drain (8) by the field effect of a second gate G2 (10 ). The two grids are carried by two opposite sides of a mesa engraved in the active layer (5) under the drain (6 + 8). The second grid G2 (10) is offset from the first grid G1 (9) and closer to the drain (8). The offset is obtained by an insulating layer (11) under the second grid G2 (10). The two grids (9, 10) are successively deposited by lateral projections. Application to microwave systems.

Inventors

  • 👤 Erhard Kohn

Bibliographic Details

Application Number —
Jurisdiction EP
Data Source google_patents
Last Synchronized 2026-11-01 13:26
CPC Classifications
H; H10; H10D; H10D30/00; H10D30/80; H10D30/87; H10D30/873; H10D30/60; H10D30/611; H10D30/615; H10D30/63; H10D30/635; H10D30/871

Claims Analysis

Total Claims: 0
No claims parsed yet. Click Sync Now above to re-index claims from Google Patents.

References Cited (Backward Citations)

No citation records indexed.

USPTO Annuity & Maintenance Windows

Maintenance schedule is calculated for granted US utility patents.

Assigned Categories & Tags

No categories assigned to this patent yet.

Assign Category Tag