← Back to Patent Explorer
EP0148083A2 Expired / Lapsed EP ⏱️ 0.0 years remaining

Ultra-high speed semiconductor integrated circuit device having a multi-layered wiring board

Assignee: Fujitsu Ltd
•
Filing: 1984-12-21
•
Granted: —
•
Expires: 2004-12-21
📄 Original PDF 🌐 Google Patents 🔄 Sync Now

Abstract

Abstract @ This invention relates to an ultra-high speed semiconductor integrated circuit device, and in particular to a layout and connecting structure between lead terminals (24) of a package (21) and signal pads (25) on a chip (22). The device includes a wiring board (26), positioned above the chip, which comprises a transmission line having a predetermined characteristic on an insulating plate. The transmission line is in the form of a strip line or a coplanar transmission line including a signal line (20a,...) and a grounded conductor film (21 a). The wire board is positioned over the chip to connect the bonding pads on the chip to respective other leads (23) through the inner lead terminals (24). The wirings between the transmission lines may cross each other by using a multi-layered structure. As a result, the transmission loss is reduced, and it is possible to design a wiring board having an optimum performance for ultra-high speed operation of a high density integrated circuit device.

Inventors

  • 👤 Masumi Fukuta
  • 👤 Hisatoshi Narita

Bibliographic Details

Application Number —
Jurisdiction EP
Data Source google_patents
Last Synchronized 2026-10-27 16:05
CPC Classifications
H; H10; H10W; H10W72/00; H10W72/071; H10W72/701; H10W44/00; H10W44/20; H10W70/00; H10W70/60; H10W70/67; H10W70/68; H10W70/682; H10W70/685; H10W90/00; H10W90/701; H10W90/751; H10W90/754

Claims Analysis

Total Claims: 8
Claim 1
Independent Claim 107 words
A semiconductor integrated circuit device comprising : a semiconductor chip (22;32) having an output terminal and mounted in a package (21;3l); an outer lead (23;33)positioned on said package; and a wiring board (26;38) interconnecting between said semiconductor chip and said outer lead; characterized in that : said wiring board (26;38) comprising a transmission line fabricated on an insulating plate (28; 38a, 38b,38c), said transmission line having predetermined transmission characteristics by arranging a signal line conductor and a ground conductor plane with a predetermined spacing therebetween, and said signal line conductor interconnecting between an output terminal (25; 35) of said semiconductor chip and said outer lead (23; 33).
Claim 2
Dependent Claim 107 words
A semiconductor integrated circuit device comprising : a semiconductor chip (22;32) having an output terminal and mounted in a package (21;3l); an outer lead (23;33)positioned on said package; and a wiring board (26;38) interconnecting between said semiconductor chip and said outer lead; characterized in that : said wiring board (26;38) comprising a transmission line fabricated on an insulating plate (28; 38a, 38b,38c), said transmission line having predetermined transmission characteristics by arranging a signal line conductor and a ground conductor plane with a predetermined spacing therebetween, and said signal line conductor interconnecting between an output terminal (25; 35) of said semiconductor chip and said outer lead (23; 33).
Claim 3
Dependent Claim 43 words
A semiconductor integrated circuit device according to claim 1, wherein said transmission line is in the form of coplanar guide, which comprises a signal line conductor (20a, 20b,...) and a ground conductor (21a) formed on a common surface of said insulating plate (28).
Claim 4
Dependent Claim 50 words
A semiconductor integrated circuit device according to claim 1, wherein said transmission line is in the form of strip line structure which comprises a signal line conductor (19a) formed on bottom side of said insulating plate (28) and a ground conductor (19c) formed on upper side of said insulating plate.
Claim 5
Dependent Claim 33 words
A semiconductor integrated circuit device according to anyone of claims 1 to 3, characterized in that said transmission line has an impedance matching resistor (20d) which is mounted on the insulating plate (28).
Claim 6
Dependent Claim 42 words
A semiconductor integrated circuit device according to any one of claims 1 to 3, characterized in that said transmission line has a wave forming circuit (20e) which is loaded on the insulating plate (28), and coupled to said signal line conductor (20a).
Claim 7
Dependent Claim 26 words
A semiconductor integrated circuit device according to any one of claims 1 to 5, characterized in that said wiring board comprises a multi-layered wiring board (38).
Claim 8
Dependent Claim 57 words
A semiconductor integrated circuit device according to claim 6, characterized in that said multi-layered wiring board has a plurality of insulating plates (38a, 38b, 38c) and a plurality of levels of signal line conductors, said signal line conductors being interconnected through holes formed in each insulating plate and said insulating plates being piled one above the other.

References Cited (Backward Citations)

No citation records indexed.

USPTO Annuity & Maintenance Windows

Maintenance schedule is calculated for granted US utility patents.

Assigned Categories & Tags

No categories assigned to this patent yet.

Assign Category Tag