← Back to Patent Explorer
EP0145188A2 Expired / Lapsed EP ⏱️ 0.0 years remaining

Pulsed multichannel protection system with saturable core magnetic logic units

Assignee: Westinghouse Electric Corp
•
Filing: 1984-10-19
•
Granted: —
•
Expires: 2004-10-19
📄 Original PDF 🌐 Google Patents 🔄 Sync Now

Abstract

Abstract The dynamic logic of each channel of a multi-channel protection system for a nuclear power plant provides a trip logic path and a global bypass logic path by which pulse signals from a clock source may be transmitted to a dc-to-dc power converter which energizes the undervoltage coils for a pair of contactors in the reactor trip switchgear. Each of the logic paths is constructed of basic logic units which in turn, each include a toroidal core of rectangular, hysteresis loop magnetic material having a control winding which must be energized by a dc current in order for pulses applied to an input winding to appear at an output winding. Blockage of pulses through any one of the serially connected basic logic units in a logic path terminates the flow of pulses to the converter through that logic path. The control windings of corresponding logic units of the trip logic path in each channel are energized by one of a set of redundant sensors which monitor one of a plurality of reactor trip parameters. Dynamic voting logic appropriate for existing conditions is implemented in part by microprocessors in each channel which gather status information from the other channels through isolated, fiber optic, multiplexed data links and provide the switching logic for alternate paths for energization of the individual basic logic unit control windings, so that for instance, coincidence of trip signals from corresponding sensors in at least two out of four unbypassed channels is required to trip the reactor switch gear. Local bypasses provide additional energization paths for the control windings of basic logic units associated with sensors which are out of service or being repaired. Pulses propagate through the basic logic units of the global bypass path when an entire channel is taken out of service for testing or maintenance. Interlocks between logic units in the trip logic and global bypass logic paths permit only one path to deliver pulses to the converter at any given instant.

Inventors

  • 👤 Bruce Michael Cook
  • 👤 Jerzy Gutman

Bibliographic Details

Application Number —
Jurisdiction EP
Data Source google_patents
Last Synchronized 2026-11-09 16:38
CPC Classifications
G; G21; G21D; G21D3/00; G21D3/04; G05; G05B; G05B9/00; G05B9/02; G05B9/03; Y; Y02; Y02E; Y02E30/00; Y02E30/30

Claims Analysis

Total Claims: 8
Claim 1
Independent Claim 287 words
A protection system for process apparatus comprising: sensor circuits (5, 7, 9) for generating signals representative of the state of a plurality of selected process parameters; clock circuitry (91) for generating a repetitive pulse signal; logic circuitry (39) having cores of rectangular hysteresis loop magnetic material and having an input winding (33), output winding (37) and a control winding (35) all wound on the core (31), said logic circuitry including circuitry for applying pulses from the clock means to the input winding (33) and having circuitry connecting said sensor circuitry to the control winding (35) such that with each of the parameters monitored by said sensors in a selected range, the pulses applied to the input winding (33) appear at the output winding (37) and no pulses appear at the output winding when one of the parameters monitored is outside its selected range; output circuitry (43) connected to the output winding of the logic circuitry and operative to generate a first output in response to receipt of a pulse signal and to generate a second output indicative of a monitored parameter being out of its selected range when no pulse signal is received by the output; characterized by global bypass circuitry (47) connected between the output winding of the logic circuitry and the output and to said clock circuitry and operative in a bypass condition to apply pulses received from the clock circuitry to the output while blocking pulses from the output winding of the logic circuitry to the output and operative in an unbypassed condition to block the application of pulses received from the clock circuitry to the output while permitting the passage of pulses from the output winding of the logic circuitry to the output.
Claim 2
Dependent Claim 287 words
A protection system for process apparatus comprising: sensor circuits (5, 7, 9) for generating signals representative of the state of a plurality of selected process parameters; clock circuitry (91) for generating a repetitive pulse signal; logic circuitry (39) having cores of rectangular hysteresis loop magnetic material and having an input winding (33), output winding (37) and a control winding (35) all wound on the core (31), said logic circuitry including circuitry for applying pulses from the clock means to the input winding (33) and having circuitry connecting said sensor circuitry to the control winding (35) such that with each of the parameters monitored by said sensors in a selected range, the pulses applied to the input winding (33) appear at the output winding (37) and no pulses appear at the output winding when one of the parameters monitored is outside its selected range; output circuitry (43) connected to the output winding of the logic circuitry and operative to generate a first output in response to receipt of a pulse signal and to generate a second output indicative of a monitored parameter being out of its selected range when no pulse signal is received by the output; characterized by global bypass circuitry (47) connected between the output winding of the logic circuitry and the output and to said clock circuitry and operative in a bypass condition to apply pulses received from the clock circuitry to the output while blocking pulses from the output winding of the logic circuitry to the output and operative in an unbypassed condition to block the application of pulses received from the clock circuitry to the output while permitting the passage of pulses from the output winding of the logic circuitry to the output.
Claim 3
Dependent Claim 65 words
A protection system of Claim 1 wherein said logic circuitry, said global bypass circuitry and said output circuitry comprise a channel, wherein said plurality of sensor circuits include redundant sensors for each monitored parameter forming a set of sensor circuits, and wherein a plurality of channels are provided with one sensor circuitry from each set connected to the control winding of one of said channels.
Claim 4
Dependent Claim 69 words
A protection system of Claim 1 or 2 wherein said global bypass circuitry in each channel includes circuitry responsive to other global bypass circuitry associated with another channel which is already in a bypass condition for blocking the application of pulses both from the clock circuits and the output winding of the associated logic circuitry to the associated output when said bypass circuitry is operated to the bypass condition.
Claim 5
Dependent Claim 72 words
A protection system of Claim 1, 2 or 3 wherein said means connecting the sensor means to the control winding means of said logic means in each channel include local bypass means associated with each sensor means which permit the pulses applied to the input winding means of the logic means to pass to the output winding means even though the parameter monitored by the sensor means is outside the selected range.
Claim 6
Dependent Claim 180 words
A protection system of according to any of the preceding Claims 1-4 wherein each said logic means comprises a series of logic units each of which comprises a core of rectangular hysteresis loop material wound with an input winding, an output winding and a control winding with the input winding of each successive logic unit connected to the output winding of the preceding logic unit, said means connecting the sensor means to the control winding means comprising means which connect each sensor means to the control winding on one of said logic units such that when the associated parameter is within the selected range, pulses applied to the input of the logic unit appear at the output winding and when the monitored parameter is out of the selected range, no pulses appear at the output winding, and said local bypass means including means associated with each of said logic units which permit pulses applied to the input winding to appear at the output winding even though the parameter monitored by the associated sensor means is out of the selected range.
Claim 7
Dependent Claim 162 words
A protection system according to any of the preceding Claims wherein said global bypass means for each channel includes a first logic unit connected between the clock means and the output means, a second said logic unit connected between the output winding of the last logic unit in said series and said output means and means connected to the control winding of said first and second logic units for conditioning the same to the bypassed condition to permit clock pulses to pass through said first logic unit to the output means and to block the flow of pulses through said second logic unit from said series of logic units to said output means, and to condition said first and second logic units to the unbypassed condition to block the flow of pulses from the clock through the first logic unit and to permit the flow of pulses through the second logic unit from said series of logic units to the output means.
Claim 8
Dependent Claim 87 words
A protection system according to any of the preceding Claims wherein said global bypass means for each channel includes a third logic unit connected in series with said first logic unit and wherein said means responsive to another global bypass means associated with another channel which is already in a bypass condition is connected to the control winding of said third logic unit to block the flow of clock pulses to the output means when said first and second logic units are conditioned to the bypass condition.

References Cited (Backward Citations)

No citation records indexed.

USPTO Annuity & Maintenance Windows

Maintenance schedule is calculated for granted US utility patents.

Assigned Categories & Tags

No categories assigned to this patent yet.

Assign Category Tag