← Back to Patent Explorer
EP0142293B1 Expired / Lapsed EP ⏱️ 0.0 years remaining

Coherent sidelobe canceller for radar

Assignee: NEC Corp
•
Filing: 1984-10-19
•
Granted: 1990-12-27
•
Expires: 2004-10-19
📄 Original PDF 🌐 Google Patents 🔄 Sync Now

Abstract

No abstract record available.

Inventors

  • 👤 Eiichi Kiuchi
  • 👤 Hiroshi Sawanaka
  • 👤 Yuichi Tomita

Bibliographic Details

Application Number —
Jurisdiction EP
Data Source google_patents
Last Synchronized 2026-11-02 18:25
CPC Classifications
H; H01; H01Q; H01Q3/00; H01Q3/26; H01Q3/2605; H01Q3/2611; H01Q3/2629; H01Q3/2635; G; G01; G01S; G01S7/00; G01S7/02; G01S7/28; G01S7/2813

Claims Analysis

Total Claims: 3
Claim 1
Independent Claim 244 words
A coherent sidelobe canceller for a radar, comprising a plurality N + 1, where N is a positive integer, of antennas including a main antenna (200-0) and N auxiliary antennas (200-1 to 200-N), N + 1 receivers (210-0 to 210-N) connected to the antennas respectively to produce corresponding radar video signals, N + 1 analog to digital converters (220-0 to 220-N) connected to the receivers respectively to convert the video signals to digital signals, a weighting coefficient computing circuit (270, 280) responsive to signals derived from the said converters to calculate a set of weighting coefficients by operating on time- sequential digital signals from the converters to derive the weighting coefficients in dependence upon statistical properties of these signals, multiplier means (240-0 to 240-N) and adder means (250) operative to form a sum of products of signals multiplied by respective ones of the weighting coefficients, and memories (230-0 to 230-N) acting on digital delays which delay the digital signals fed to the multiplier means (240-0 to 240-N) in correspondence with the time taken to complete the weighting coefficient calculations, characterised in that the weighting coefficient computing circuit further includes clutter region detection means (260) responsive to the digital signal (CHo) obtained as an output of said analog-to-digital converter (220-0) connected to said main antenna (200-0) through the corresponding receiver channel (210-0) to determine a clutter region in the received signal, thereby to calculate said weighting coefficients utilizing digital signals outside of said clutter region.
Claim 2
Dependent Claim 244 words
A coherent sidelobe canceller for a radar, comprising a plurality N + 1, where N is a positive integer, of antennas including a main antenna (200-0) and N auxiliary antennas (200-1 to 200-N), N + 1 receivers (210-0 to 210-N) connected to the antennas respectively to produce corresponding radar video signals, N + 1 analog to digital converters (220-0 to 220-N) connected to the receivers respectively to convert the video signals to digital signals, a weighting coefficient computing circuit (270, 280) responsive to signals derived from the said converters to calculate a set of weighting coefficients by operating on time- sequential digital signals from the converters to derive the weighting coefficients in dependence upon statistical properties of these signals, multiplier means (240-0 to 240-N) and adder means (250) operative to form a sum of products of signals multiplied by respective ones of the weighting coefficients, and memories (230-0 to 230-N) acting on digital delays which delay the digital signals fed to the multiplier means (240-0 to 240-N) in correspondence with the time taken to complete the weighting coefficient calculations, characterised in that the weighting coefficient computing circuit further includes clutter region detection means (260) responsive to the digital signal (CHo) obtained as an output of said analog-to-digital converter (220-0) connected to said main antenna (200-0) through the corresponding receiver channel (210-0) to determine a clutter region in the received signal, thereby to calculate said weighting coefficients utilizing digital signals outside of said clutter region.
Claim 3
Dependent Claim 120 words
A coherent sidelobe canceller according to claim 1, characterised in that the weighting coefficient computing circuit comprises a first computing means (270) for calculating a covariance matrix Φ based on the output of said clutter region detection means (260) and on the output of the converters (220-1 to 220-N) connected to the auxiliary antennas (200-1 to 200-N) and then calculating an inverse matrix φ -1 of the covariance matrix, and a second computing means (280) connected to an output of said first computing means for calculating said weighting coefficients as elements of a vector W on the basis of the relationship W = p φ -1 S* where p is an arbitrary constant and S * is an arbitrary vector.

References Cited (Backward Citations)

No citation records indexed.

USPTO Annuity & Maintenance Windows

Maintenance schedule is calculated for granted US utility patents.

Assigned Categories & Tags

No categories assigned to this patent yet.

Assign Category Tag