← Back to Patent Explorer
EP0117595A2 Expired / Lapsed EP ⏱️ 0.0 years remaining

Digital data transmission system

Assignee: Koninklijke Philips NV
•
Filing: 1984-02-22
•
Granted: —
•
Expires: 2004-02-22
📄 Original PDF 🌐 Google Patents 🔄 Sync Now

Abstract

Abstract In digitally encoded data transmission systems such as paging systems using a code word format, such as POCSAG, each code word includes a number of bits collectively termed the cyclic redundancy check bits. In a paging receiver the cyclic redundancy check bits are used to determine if there are errors in the received message code words. If an error is detected then one bit random error correction is generally applied because it has a more acceptable falsing rate compared to say two bit random error correction or four bit burst error correction. In a POCSAG paging system described as an example the option of one bit random error correction or a less acceptable falsing rate correction technique, such as four bit burst error correction, can be given if additional protection against falsing is provided. The additional protection is to include error detection check bits in the entire message which is transmitted by the base station. At the receiver any errors in the message code words are subjected to four bit burst error correction and thereafter the entire «corrected» message is subjected to a further check using the error detection check bits. Wether or not error detection check bits have been included in the message is indicated by preconditioning the message, for example by using predetermined ones of the plurality of addresses allocated to each pager for different purposes. If error detection check bits have not been included a more acceptable falsing rate correction technique is applied.

Inventors

  • 👤 Anthony Keith Sharpe
  • 👤 Peter John Mabey

Bibliographic Details

Application Number —
Jurisdiction EP
Data Source google_patents
Last Synchronized 2026-11-05 00:17
CPC Classifications
H; H04; H04W; H04W88/00; H04W88/18; H04W88/185; H04W88/187; H04L; H04L1/00; H04L1/004; H04L1/0056; H04L1/0057; H04L1/0061

Claims Analysis

Total Claims: 9
Claim 1
Independent Claim 105 words
A digital data transmission system characterised by a base station having encoding means for encoding message data in accordance with a code word format which includes information bits and cyclic redundancy check bits, and at least one receiver having means responsive to the cyclic redundancy check bits to determine the presence of errors in a received code word, and means for applying error correction on a code word by code word basis, wherein the base station further comprises means for including error detecting check bits within the information bits of the transmitted message to enable the receiver to detect false correction of erroneous data received.
Claim 2
Dependent Claim 105 words
A digital data transmission system characterised by a base station having encoding means for encoding message data in accordance with a code word format which includes information bits and cyclic redundancy check bits, and at least one receiver having means responsive to the cyclic redundancy check bits to determine the presence of errors in a received code word, and means for applying error correction on a code word by code word basis, wherein the base station further comprises means for including error detecting check bits within the information bits of the transmitted message to enable the receiver to detect false correction of erroneous data received.
Claim 3
Dependent Claim 81 words
A system as claimed in Claim 1, characterised in that the error detecting check bits are encoded by the encoding means to have the same format as the encoded message data, in that the base station includes means for preconditioning a message that it includes the error detecting check bits, and in that the or each receiver has means to detect the preconditioning of the message and for carrying out an additional check to detect false correction on erroneous data received.
Claim 4
Dependent Claim 42 words
A system as claimed in Claim 2, characterised in that the receiver includes means responsive to the detection of the preconditioned message for applying a different error correction technique to that which is applied if a received message has not been preconditioned.
Claim 5
Dependent Claim 49 words
A system as claimed in Claim 3, characterised in that the error correction means applies a more successful but unacceptable falsing rate error correction if the receive signal has been preconditioned and a less successful but acceptable falsing rate error correction if the received signal has not been preconditioned.
Claim 6
Dependent Claim 33 words
A system as claimed in Claim 4, characterised in that the more successful error correction is 4 bit burst error correction and the less successful error correction is 1 bit random error correction.
Claim 7
Independent Claim 38 words
A system as claimed in any one of Claims 2 to 5, characterised in that the means for preconditioning a message applies an address different from that applied when no error detecting check bits are to be included.
Claim 8
Independent Claim 49 words
A system as claimed in any one of Claims 2 to 5, characterised in that the means for preconditioning a message comprises inserting bits at selected position(s) in at least one code word of an encoded message, which bits are indicative of the method of decoding to be used.
Claim 9
Independent Claim 20 words
A system as claimed in any one of Claims 1 to 7, characterised in that the code format is POCSAG.

References Cited (Backward Citations)

No citation records indexed.

USPTO Annuity & Maintenance Windows

Maintenance schedule is calculated for granted US utility patents.

Assigned Categories & Tags

No categories assigned to this patent yet.

Assign Category Tag