← Back to Patent Explorer
EP0101335A1 Expired / Lapsed EP ⏱️ 0.0 years remaining

Encapsulating microhousing for very high frequency logic integrated circuits

Assignee: Thales SA
•
Filing: 1983-06-17
•
Granted: —
•
Expires: 2003-06-17
📄 Original PDF 🌐 Google Patents 🔄 Sync Now

Abstract

Abstract Translated from French L'invention concerne un microboitier plat, à multisorties périphériques, de type céramique-métal, pour les circuits intégrés ultra-rapides tels que ceux sur GaAs par exemple. Afin de faciliter l'insertion d'un circuit intégré ultra-rapide sur un substrat comportant un circuit électrique hyperfréquence, le microboitier selon l'invention comprend un cadre isolant (8) dont la face supérieure supporte des conducteurs du type ligne de transmission en microbandes (15) adaptées en impédance. Des microbandes épaisses (14), brasées sur les précédentes (15) constituent les connexions extérieures. Le cadre isolant (8) comprend en son centre une cavité (9) dans laquelle est logé le circuit intégré (10): les faces supérieures des microbandes (15) et du circuit intégré (10) sont dans le même plan. L'embase métallique (6) du boitier constitue le plan de masse. Application à l'encapsulation des circuits intégrés logiques ultra-rapides constituant les composants clés utilisés en télécommunication, en avionique, en informatique et en instrumentation. The invention relates to a flat micro-box, with multi-output peripherals, of the ceramic-metal type, for ultra-fast integrated circuits such as those on GaAs for example. In order to facilitate the insertion of an ultra-fast integrated circuit on a substrate comprising a microwave electrical circuit, the microbatter according to the invention comprises an insulating frame (8) whose upper face supports conductors of the microstrip transmission line type (15) adapted in impedance. Thick microstrips (14), soldered on the previous ones (15) constitute the external connections. The insulating frame (8) comprises in its center a cavity (9) in which is housed the integrated circuit (10): the upper faces of the microstrips (15) and of the integrated circuit (10) are in the same plane. The metal base (6) of the box constitutes the ground plane. Application to the encapsulation of ultra-fast logic integrated circuits constituting the key components used in telecommunications, avionics, data processing and instrumentation.

Inventors

  • 👤 Jacques Jarry
  • 👤 Maurice Gloanec

Bibliographic Details

Application Number —
Jurisdiction EP
Data Source google_patents
Last Synchronized 2026-11-04 21:46
CPC Classifications
H; H10; H10W; H10W99/00; H10W44/00; H10W44/20; H10W44/401; H10W72/00; H10W72/851; H10W76/00; H10W76/10; H10W76/12; H10W76/13; H10W76/134; H10W44/203; H10W44/209; H10W44/212; H10W70/00; H10W70/60; H10W70/62; H10W70/65; H10W70/654; H10W70/655; H10W70/67; H10W70/68; H10W70/682; H10W70/685; H10W72/071; H10W72/075; H10W72/07551; H10W72/07552; H10W72/07553; H10W72/07554; H10W72/50; H10W72/521; H10W72/527; H10W72/531; H10W72/533; H10W72/534; H10W72/536; H10W72/5363; H10W72/537; H10W72/551; H10W72/552; H10W72/5522; H10W72/5524; H10W90/00; H10W90/701; H10W90/751; H10W90/754

Claims Analysis

Total Claims: 0
No claims parsed yet. Click Sync Now above to re-index claims from Google Patents.

References Cited (Backward Citations)

FR2244264A1 Cited
FR2263606A1 Cited
FR2299724A1 Cited

USPTO Annuity & Maintenance Windows

Maintenance schedule is calculated for granted US utility patents.

Assigned Categories & Tags

No categories assigned to this patent yet.

Assign Category Tag