EP0099114A2
Expired / Lapsed
EP
⏱️ 0.0 years remaining
Logic simulator operable on level basis and on logic block basis on each level
Assignee: NEC Corp
•
Filing: 1983-07-12
•
Granted: —
•
Expires: 2003-07-12
Abstract
Abstract A logic device, which may be a digital computer, is simulated by dividing the device into logic blocks and classifying the blocks by levels according to flow of signals in the device. A state memory (32) simulates input and output logic states of the respective blocks. A simulator (36) simulates operations of the respective blocks. The blocks on each level are successively simulated in four stages, namely, (1) provision of simulated logic states for the respective output logic states, (2) comparison of the simulated logic states with the respective output logic states, (3) decision of those of the input logic states of higher level blocks which should be changed into the simulated logic states, and (4) renewal of the output logic states and of the decided input logic states in the state memory. Renewal of the output logic states may be carried out during the stage (1). Alternatively, the logic blocks on each level are divided into groups with simulation for the blocks on each level substantially simultaneously carried out by a plurality of logic simulators which are assigned to the respective groups and are connected together for transfer of data and for renewal of the decided input logic states by the transferred data.
Inventors
- 👤 Tohru Sasaki
Bibliographic Details
Application Number
—
Jurisdiction
EP
Data Source
google_patents
Last Synchronized
2026-10-26 11:35
CPC Classifications
G; G06; G06F; G06F30/00; G06F30/30; G06F30/32; G06F30/33; G06F11/00; G06F11/22; G06F11/26; G06F11/261
Claims Analysis
Total Claims: 6
Claim 1
Independent Claim
709 words
A logic simulator for simulating an overall logic operation carried out by a logic device on a device input signal to provide a device output signal, said logic device being divisible into a plurality of logic blocks which are identified by block numbers, respectively, are for carrying out individual logic operations identified by types, respectively, and have block input and output terminals identified by block input and output terminal numbers, respectively, and directly connected to one another in a predetermined manner of connection so that said device input signal may flow through said logic device to provide input and output logic states at said block input and output terminals with said individual logic operations carried out on said input logic states to provide-said output logic states and eventually said device output signal, said logic blocks being given level numbers according to the flow of said device input signal from a less numbered level to a greater numbered level, said logic simulator comprising: first signal producing means for producing a first address signal successively indicative of the block numbers of the respective logic blocks of each level number and then the block number for a next greater level number; first memory means for memorizing, for the respective block numbers, the types and, for each block number, the input and the output logic states of the logic block of the block number under consideration, said first memory means being responsive to the first address signal indicative of each block number to produce a first output signal representative of the type for the block number being indicated and the input and output logic states for the indicated block number; simulating means responsive to the first output signal produced in response to the first address signal indicative of each block number for simulating the individual logic operation of the type represented by the first output signal to provide a simulated logic operation for the indicated block number, said simulating means thereby carrying out said simulated logic operation on the input logic states represented by said first output signal to provide simulated logic states for the indicated block number and to produce a simulated signal representative of said simulated logic states; second signal producing means responsive to said first address and output signals and said simulated signal for producing a second address signal comprising a first and a second part, said first part being indicative of each block number indicated by said first address signal, said second part being indicative of state-varied output terminal numbers identifying those state-varied ones of the block output terminals of the logic block of the block number indicated by said first part at which the output logic states represented by said first output signal are varied to the simulated logic states represented by said simulated signal; second memory means for memorizing, for each block number, the block numbers of those connected ones of said logic blocks which have block input terminals directly connected in said predetermined manner of connection to the block output terminals of the logic block of the block number under consideration and, for the respective block output terminal numbers of the last-mentioned block output terminals, the block input terminal numbers of the last-mentioned block input terminals, said second memory means being responsive to said second address signal to produce a second output signal representative of the block number of each connected logic block for the block number indicated by said first part and those state-varied ones of the block input terminal numbers which are memorized for the respective state-varied output terminal numbers indicated by said second part; substituting means coupled to said first memory means and responsive to said simulated signal for substituting the simulated logic states represented by the simulated signal produced for the block,number indicated by said first address signal for the output logic states memorized in said first memory means for the block number indicated by said first address signal; and updating means coupled to said first memory means and responsive to said second output signal for updating, with reference to the state-varied input terminal numbers represented by said . second output signal, the input logic states memorized in said first memory means for the block number represented by said second output signal.
Claim 2
Dependent Claim
709 words
A logic simulator for simulating an overall logic operation carried out by a logic device on a device input signal to provide a device output signal, said logic device being divisible into a plurality of logic blocks which are identified by block numbers, respectively, are for carrying out individual logic operations identified by types, respectively, and have block input and output terminals identified by block input and output terminal numbers, respectively, and directly connected to one another in a predetermined manner of connection so that said device input signal may flow through said logic device to provide input and output logic states at said block input and output terminals with said individual logic operations carried out on said input logic states to provide-said output logic states and eventually said device output signal, said logic blocks being given level numbers according to the flow of said device input signal from a less numbered level to a greater numbered level, said logic simulator comprising: first signal producing means for producing a first address signal successively indicative of the block numbers of the respective logic blocks of each level number and then the block number for a next greater level number; first memory means for memorizing, for the respective block numbers, the types and, for each block number, the input and the output logic states of the logic block of the block number under consideration, said first memory means being responsive to the first address signal indicative of each block number to produce a first output signal representative of the type for the block number being indicated and the input and output logic states for the indicated block number; simulating means responsive to the first output signal produced in response to the first address signal indicative of each block number for simulating the individual logic operation of the type represented by the first output signal to provide a simulated logic operation for the indicated block number, said simulating means thereby carrying out said simulated logic operation on the input logic states represented by said first output signal to provide simulated logic states for the indicated block number and to produce a simulated signal representative of said simulated logic states; second signal producing means responsive to said first address and output signals and said simulated signal for producing a second address signal comprising a first and a second part, said first part being indicative of each block number indicated by said first address signal, said second part being indicative of state-varied output terminal numbers identifying those state-varied ones of the block output terminals of the logic block of the block number indicated by said first part at which the output logic states represented by said first output signal are varied to the simulated logic states represented by said simulated signal; second memory means for memorizing, for each block number, the block numbers of those connected ones of said logic blocks which have block input terminals directly connected in said predetermined manner of connection to the block output terminals of the logic block of the block number under consideration and, for the respective block output terminal numbers of the last-mentioned block output terminals, the block input terminal numbers of the last-mentioned block input terminals, said second memory means being responsive to said second address signal to produce a second output signal representative of the block number of each connected logic block for the block number indicated by said first part and those state-varied ones of the block input terminal numbers which are memorized for the respective state-varied output terminal numbers indicated by said second part; substituting means coupled to said first memory means and responsive to said simulated signal for substituting the simulated logic states represented by the simulated signal produced for the block,number indicated by said first address signal for the output logic states memorized in said first memory means for the block number indicated by said first address signal; and updating means coupled to said first memory means and responsive to said second output signal for updating, with reference to the state-varied input terminal numbers represented by said . second output signal, the input logic states memorized in said first memory means for the block number represented by said second output signal.
Claim 3
Dependent Claim
118 words
A logic simulator as claimed in Claim 1, wherein the level number is given to each logic block with attention directed to the logic blocks having block input terminals directly connected to the block output terminals of the logic block under consideration so as not to be less than a maximum of those numbers of individual logic operations by which the output logic states are decided for the block output terminals of the logic block under consideration and so as not to be greater than a minimum of maxima of those numbers of individual logic operations by which the input logic states are decided for all block input terminals of the logic blocks to which attention is directed.
Claim 4
Dependent Claim
100 words
A logic simulator as claimed in Claim 2, wherein said substituting means conprises: additional means responsive to said second address signal for producing an additional output signal representative of the block number indicated by said first part and the state-varied output terminal numbers indicated by said second part; and renewing means coupled to said first memory means and responsive to said additional output signal for renewing, with reference to the state-varied output terminal numbers represented by said additional output signal, the output logic states memorized in said first memory means for the block number represented by said additional output signal.
Claim 5
Dependent Claim
45 words
A logic simulator as claimed in Claim 2, wherein said first signal producing means makes said first address signal keep indication of each block number umtil said substituting means substitutes the simulated logic states for the output logic states for the block number being indicated.
Claim 6
Dependent Claim
255 words
A logic simulator as claimed in Claim 2, the logic blocks of each level nunber being allotted to a predetermined number of groups, wherein: each of said first signal producing means, said first memory means, said simulating means, said second signal producing means, said second memory means, and said substituting means is assigned to the respective groups so that that one of said first signal producing means, that one of said first memory means, that one of said simulating means, that one of said second signal producing means, that one of said second memory means, and that one of said substituting means, all of which are assigned to each group, ` are for dealing with the block-number of the logic- block of the group under consideration; said updating means comprising: first means coupled to the first memory means assigned to the respective groups and responsive to the second output signal produced by the second memory means assigned to each group for updating the input logic states in the first memory means assigned to the group comprising the logic block of the block number represented by the last-mentioned second output signal; and second means coupled to said first means and to the first signal producing means assigned to the respective groups for making said first address signal substantially concurrently indicate the block numbers of each level number with the level numbers successively changed to a next higher level nunber when the input logic states are updated in the first memory means assigned to the respective groups.
References Cited (Backward Citations)
No citation records indexed.
USPTO Annuity & Maintenance Windows
Maintenance schedule is calculated for granted US utility patents.