← Back to Patent Explorer
EP0093086A2 Expired / Lapsed EP ⏱️ 0.0 years remaining

Bipolar semi-conductor device and MOS circuit with such a device

Assignee: Centre Electronique Horloger SA
•
Filing: 1983-04-22
•
Granted: —
•
Expires: 2003-04-22
📄 Original PDF 🌐 Google Patents 🔄 Sync Now

Abstract

Abstract The invention concerns integrated circuits produced by means of an MOS technology. The device of the invention comprises an MOS transistor produced in a semiconductor (11). The invention consists in forward biasing the junction formed by the region (14) and the semiconductor (11) and in biasing the gate (G) in such a manner as to prevent any inversion phenomenon in the channel zone. The transistor formed by an emitter (E) connected to the region (14), a collector (C) connected to the region (13) and a base (B) connected to the semiconductor (11) has a bipolar transistor behaviour. The semiconductor (11) may be constituted by a cavity produced in a substrate (10) of opposite type, in which case the device comprises another electrode (S) which is subjected to a voltage such that the cavity-substrate junction is reverse-biased. The invention is applicable to integrated circuits using MOS technology. <IMAGE>

Inventors

  • 👤 Eric A. Vittoz

Bibliographic Details

Application Number —
Jurisdiction EP
Data Source google_patents
Last Synchronized 2026-10-30 15:46
CPC Classifications
H; H03; H03F; H03F3/00; H03F3/34; H03F3/343; H03F3/345; G; G05; G05F; G05F3/00; G05F3/02; G05F3/08; G05F3/10; G05F3/16; G05F3/20; G05F3/26; G05F3/267; H10; H10D; H10D84/00; H10D84/40; H10D84/401; H10D84/403; H10D84/409

Claims Analysis

Total Claims: 0
No claims parsed yet. Click Sync Now above to re-index claims from Google Patents.

References Cited (Backward Citations)

No citation records indexed.

USPTO Annuity & Maintenance Windows

Maintenance schedule is calculated for granted US utility patents.

Assigned Categories & Tags

No categories assigned to this patent yet.

Assign Category Tag