EP0091695A2
Expired / Lapsed
EP
⏱️ 0.0 years remaining
Battery saver circuit for use with paging receiver
Assignee: NEC Corp
•
Filing: 1983-04-13
•
Granted: —
•
Expires: 2003-04-13
Abstract
Abstract The present invention features a battery saver circuit which both conserves battery energy and allows for the prolonging of the energization of high power drain circuits in the event that during any periodic brief battery saving energization a valid incoming signal (a preamble or subsequent message code) is received, whereby the inclusion of a specific address code may be ascertained and the subscriber alerted (Figure 5).
Inventors
- 👤 Toshihiro Mori
Bibliographic Details
Application Number
—
Jurisdiction
EP
Data Source
google_patents
Last Synchronized
2026-10-24 15:41
CPC Classifications
H; H04; H04W; H04W52/00; H04W52/02; H04W52/0209; H04W52/0225; H04W52/0229; H04W52/0261; G; G08; G08B; G08B3/00; G08B3/10; G08B3/1008; G08B3/1016; G08B3/1025; G08B3/1066; H04B; H04B1/00; H04B1/06; H04B1/16; H04B1/1607; H04B1/1615; H04W88/00; H04W88/02; H04W88/022; Y; Y02; Y02D; Y02D30/00; Y02D30/70
Claims Analysis
Total Claims: 11
Claim 1
Independent Claim
138 words
A battery saver circuit for use with a pager receiver including, a front end having a demodulator for demodulating an incoming signal, a wave shaping circuit coupled to said front end for producing a rectangular signal responsive to the output of said front end, and a battery saver control for periodically supplying power to the receiver under control of timing pulses, said battery saver circuit, comprising: a valid incoming signal detector adapted to receive the output of said wave shaping circuit for detecting the frequency or bits per second of said incoming signal and producing a first logic signal indicative of the detection of a valid incoming signal; and a battery saver terminating means responsive to said first logic signal to generate a second logic signal extending the time period for which power is supplied to said receiver.
Claim 2
Dependent Claim
138 words
A battery saver circuit for use with a pager receiver including, a front end having a demodulator for demodulating an incoming signal, a wave shaping circuit coupled to said front end for producing a rectangular signal responsive to the output of said front end, and a battery saver control for periodically supplying power to the receiver under control of timing pulses, said battery saver circuit, comprising: a valid incoming signal detector adapted to receive the output of said wave shaping circuit for detecting the frequency or bits per second of said incoming signal and producing a first logic signal indicative of the detection of a valid incoming signal; and a battery saver terminating means responsive to said first logic signal to generate a second logic signal extending the time period for which power is supplied to said receiver.
Claim 3
Dependent Claim
112 words
A battery saver circuit as claimed in Claim 1, wherein said valid incoming signal detector comprises: first means for receiving and responding to the transition of the output of said wave shaping circuit and for generating a third logic signal indicative of the presence of noise in the event that the number of occurrence of said transition is more than 2 within a first predetermined time period; . a second means resettable responsive to said third logic signal and counting the occurrence of said transition for generating said first logic signal when the counted number reaches a predetermined number within a second predetermined time period longer than said first predetermined time period
Claim 4
Dependent Claim
29 words
A battery saver circuit as claimed in Claim 2, wherein said first predetermined time period is equal to a time period of one bit of a desired incoming signal.
Claim 5
Dependent Claim
76 words
A battery saver circuit as claimed in Claim 2 or 3, wherein said first means comprises, a differentiator responsive to the transition of said rectangular signal for creating a corresponding logic state, a shift register responsive to said logic state of said differentiator for producing a corresponding pulse, and a noise detector switchable in response to two successive pulses applied from said shift register within said first predetermined time period to generate said third logic signal.
Claim 6
Dependent Claim
74 words
A battery saver circuit as claimed in any of Claims 2 to 4, wherein said second means comprises, a counter for counting the occurrences of said transition and being reset by either said first or third logic signal, a timer which is responsive to the occurrence of said transition for generating a timing pulse having a pulse width equal to said second predetermined time period and which is reset by said third logic signal.
Claim 7
Dependent Claim
56 words
A battery saver circuit as claimed in any of Claims 1 to 5, wherein said battery saver terminating means comprises a flip-flop responsive to said first logic signal for producing said second logic signal, and a timer responsive to said second logic signal for determining a time period for which said second logic signal is generated.
Claim 8
Dependent Claim
63 words
A battery saver circuit as claimed in any of Claims 4 to 6, wherein said differentiator comprises a first flip-flop having an input coupled to the output of said wave shaping circuit, a second flip-flop having an input coupled through an inverter to the output of said wave shaping circuit, a NAND gate having two inputs coupled to said first and second flip-flops.
Claim 9
Dependent Claim
78 words
A battery saver circuit as claimed in any of Claims 4 to 7, wherein said shift register comprises a first flip-flop having a first input coupled to the output of said differentiator and a second input for receiving said timing pulses, a second flip-flop having a first input coupled to one output of said first flip-flop and a second input for receiving said timing pulses and having an output for producing a control pulse supplied to said differentiator.
Claim 10
Dependent Claim
108 words
A battery saver circuit as claimed in any of Claims of to 8, wherein said noise detector comprises a first flip-flop with an input coupled to the output of said shift register, a timer which is controlled by said timing pulses and is reset by the output of itself, a second flip-flop with two inputs coupled to said shift register and to one output of said first flip-flop respectively, a third flip-flop having a first input coupled to one output of said second flip-flop and having a second input for receiving the output of said timer and having an output from which said third logic signal is produced.
Claim 11
Dependent Claim
88 words
A battery saver circuit as claimed in any of Claims 5 to 9, wherein said second means further comprises an OR gate having a first input coupled to said first means and a second input coupled to both said battery saver terminating means and a reset terminal of said timer, and an AND gate having a first input coupled to the output of said counter and a.second input coupled to the output of said timer and having an output coupled to said second input of said OR gate.
References Cited (Backward Citations)
No citation records indexed.
USPTO Annuity & Maintenance Windows
Maintenance schedule is calculated for granted US utility patents.