EP0085973A2
Expired / Lapsed
EP
⏱️ 0.0 years remaining
Information transmission system
Assignee: Hitachi Ltd
•
Filing: 1983-02-07
•
Granted: —
•
Expires: 2003-02-07
Abstract
Abstract A terminal device (30, 31) for outputting control signals and receiving sensor outputs is equipped with address setting terminals (AD1 - AD4) for setting an address of the terminal device. The address information at the address setting terminals (AD1 - AD4) is supplied to a decoder (82) which decodes an input/output function or more setting signal. Input/output functions of input/output terminals are set by the address information by controlling output buffer circuits which transmit the signals of the input/output terminals, in accordance with the decoded input/output function setting signal. The address setting terminals are shared by the address terminals and the input/output function setting terminals so that the number of terminals can be reduced.
Inventors
- 👤 Shigeru Oho
- 👤 Takeshi Hirayama
Bibliographic Details
Application Number
—
Jurisdiction
EP
Data Source
google_patents
Last Synchronized
2026-10-29 14:12
CPC Classifications
H; H04; H04Q; H04Q9/00; H04Q9/14; G; G06; G06F; G06F12/00; G06F12/02; G06F12/06; G06F12/0646; G06F12/0669
Claims Analysis
Total Claims: 9
Claim 1
Independent Claim
101 words
An information transmission system comprising: an addressable terminal device (30, 31); a plurality of input/output terminals (101 - 115) in said terminal device (30, 31) for inputting and outputting signals; a central processor (10) for receiving information from said terminal device (30, 31), addressing said terminal device (30, 31) by address information and supplying information to said terminal device (30, 31); and a transmission line (20) between said central processor (10) and said terminal device (30, 31), said terminal device (30, 31) being provided with an input/output selection circuit (80) for selecting input/output functions of said input/output terminals (101 - 115).
Claim 2
Dependent Claim
101 words
An information transmission system comprising: an addressable terminal device (30, 31); a plurality of input/output terminals (101 - 115) in said terminal device (30, 31) for inputting and outputting signals; a central processor (10) for receiving information from said terminal device (30, 31), addressing said terminal device (30, 31) by address information and supplying information to said terminal device (30, 31); and a transmission line (20) between said central processor (10) and said terminal device (30, 31), said terminal device (30, 31) being provided with an input/output selection circuit (80) for selecting input/output functions of said input/output terminals (101 - 115).
Claim 3
Dependent Claim
60 words
An information transmission system according to Claim 1 wherein said input/output selection circuit (80) includes a holding circuit (60) for holding a control data, and buffer circuits (86A - 860) arranged between said input/output terminals (101 - 115) and said holding circuit (60), whereby said buffer circuits (86A - 860) are controlled in accordance with an input/output function setting data.
Claim 4
Dependent Claim
48 words
An information transmission system according to Claim 2 wherein said input/output selection circuit (80) further includes a decoder (82) and said input/ output function setting data is supplied to said decoder (82), whereby said buffer circuits (86A - 860) are controlled by an output of said decoder (82).
Claim 5
Dependent Claim
39 words
An information transmission system according to Claim 1 wherein said address information is supplied to said input/output selection circuit (80), whereby the input/output functions of said input/output terminals (101 - 115) are set in accordance with said address information.
Claim 6
Dependent Claim
31 words
. An information transmission system according to Claim 3 wherein said address information is used as said input/output function setting data and said address information is supplied to said decoder (82).
Claim 7
Dependent Claim
38 words
An information transmission system according to Claim 5 further comprising a plurality of terminals (AD1 - AD4) for supplying HIGH or LOW signals, wherein the signals at said terminals (AD1 - AD4) are supplied to said decoder (82).
Claim 8
Dependent Claim
58 words
An information transmission system according to Claim 4 wherein said terminal device (30, 31) includes a shift register (40) for receiving a signal from said central processor (10) and a comparator (56) for extracting address information from the information supplied to said shift register (40) and comparing the extracted address information with said input/output function setting address information.
Claim 9
Dependent Claim
56 words
An information transmission system according to Claim 2 wherein said input/output selection circuit (80) includes external terminals (AD1 - AD4) for supplying HIGH or LOW signals, a decoder (82) for decoding the information at said external terminals (AD1 - AD4), whereby said buffer circuits (86A - 860) are controlled by the output of said decoder (82).
References Cited (Backward Citations)
No citation records indexed.
USPTO Annuity & Maintenance Windows
Maintenance schedule is calculated for granted US utility patents.