EP0080254A2
Expired / Lapsed
EP
⏱️ 0.0 years remaining
Transistor-transistor logic circuit
Assignee: Fujitsu Ltd
•
Filing: 1982-08-18
•
Granted: —
•
Expires: 2002-08-18
Abstract
Abstract A transistor-transistor logic circuit comprises an input transistor (Q1) having at least one emitter which serves as an input (IN) and a collector controlling the base current of an output transistor (Q2) having a collector which serves as an output (OUT). A series circuit of a Schottky barrier diode (SBD) and a PN junction diode (D) is provided between the collector and emitter of the output transistor so as to clamp the high-level of the output.
Inventors
- 👤 Hitoshi Omichi
- 👤 Tetsu Tanizawa
- 👤 Yoshiharu Mitono
Bibliographic Details
Application Number
—
Jurisdiction
EP
Data Source
google_patents
Last Synchronized
2026-11-03 19:03
CPC Classifications
H; H03; H03K; H03K19/00; H03K19/02; H03K19/08; H03K19/082; H03K19/088; H03K19/01; H03K19/013; H10; H10D; H10D84/00; H10D84/60; H10D84/611; H10D84/613; H10D84/617
Claims Analysis
Total Claims: 7
Claim 1
Independent Claim
165 words
A transistor-transistor logic circuit comprising: first and second power supply terminals (V CC , GN D ) ; an input terminal (IN); an output terminal (OUT); first and second impedance means (R 1 , R 3 ); an input transistor (Q 1 ) having a base connected by said first impedance means to said first power supply terminal, a collector, and at least one emitter connected to the input terminal; an output transistor (Q 2 ) having a base connected to the collector of said input transistor, a collector connected to said output terminal and by said second impedance means to said first power supply terminal, ' and an emitter connected to said second power supply terminal; a Schottky barrier diode (SBD) having an anode connected to the collector of said output transistor and a cathode; and a PN junction diode (D) having an anode connected to the cathode of said Schottky barrier diode and a cathode connected to the emitter of said output transistor.
Claim 2
Dependent Claim
165 words
A transistor-transistor logic circuit comprising: first and second power supply terminals (V CC , GN D ) ; an input terminal (IN); an output terminal (OUT); first and second impedance means (R 1 , R 3 ); an input transistor (Q 1 ) having a base connected by said first impedance means to said first power supply terminal, a collector, and at least one emitter connected to the input terminal; an output transistor (Q 2 ) having a base connected to the collector of said input transistor, a collector connected to said output terminal and by said second impedance means to said first power supply terminal, ' and an emitter connected to said second power supply terminal; a Schottky barrier diode (SBD) having an anode connected to the collector of said output transistor and a cathode; and a PN junction diode (D) having an anode connected to the cathode of said Schottky barrier diode and a cathode connected to the emitter of said output transistor.
Claim 3
Dependent Claim
30 words
A circuit as set forth in claim 1, wherein said Schottky barrier diode and said PN junction diode are collectively formed within one isolated region (3) of a semiconductor device.
Claim 4
Dependent Claim
17 words
A circuit as set forth in claim 1, wherein said PN junction diode comprises a diode-connected transistor.
Claim 5
Dependent Claim
17 words
A circuit as set forth claim 1, wherein said output transistor comprises a Schottky barrier diode transistor.
Claim 6
Dependent Claim
146 words
A transistor-transistor logic circuit comprising: first and second power supply terminals (V CC , GND ) ; an input terminal an output terminal first and second impedance means;an input transistor having a base connected by said first impedance means to said first power supply terminal, a collector, and at least one emitter connected to the input terminal; an output transistor having a base connected to the collector of said input transistor, a collector connected to said output terminal and by said second impedance means to said first power supply terminal, and an emitter connected to said second power supply terminal; a PN junction diode having an anode connected to the collector of said output transistor and a cathode; and a Schottky barrier diode having an anode connected to the cathode of said PN junction diode and a cathode connected to the emitter of said output transistor.
Claim 7
Dependent Claim
146 words
A transistor-transistor logic circuit comprising: first and second power supply terminals (V CC , GND ) ; an input terminal an output terminal first and second impedance means;an input transistor having a base connected by said first impedance means to said first power supply terminal, a collector, and at least one emitter connected to the input terminal; an output transistor having a base connected to the collector of said input transistor, a collector connected to said output terminal and by said second impedance means to said first power supply terminal, and an emitter connected to said second power supply terminal; a PN junction diode having an anode connected to the collector of said output transistor and a cathode; and a Schottky barrier diode having an anode connected to the cathode of said PN junction diode and a cathode connected to the emitter of said output transistor.
References Cited (Backward Citations)
No citation records indexed.
USPTO Annuity & Maintenance Windows
Maintenance schedule is calculated for granted US utility patents.