← Back to Patent Explorer
EP0074804A2 Expired / Lapsed EP ⏱️ 0.0 years remaining

Semiconductor integrated circuit comprising a semiconductor substrate and interconnecting layers

Assignee: Fujitsu Ltd
•
Filing: 1982-09-09
•
Granted: —
•
Expires: 2002-09-09
📄 Original PDF 🌐 Google Patents 🔄 Sync Now

Abstract

Abstract In a semiconductor integrated circuit comprising a semiconductor substrate wherein a plurality of basic cells (16,17) is arranged on the surface of the semiconductor substrate in array fashion, each basic cell has circuit elements including at least a transistor (21) and a plurality of resistors (R1-R4). Macro-cells each comprising a plurality of basic cells are constructed by interconnecting the circuit elements in the basic cells (16,17) to form a desired logic circuit, and at least one resistor element of the logic circuit in the macro-cell is constructed by connecting in parallel at least two resistors (R4,R4) belonging to different basic cells so that the freedom of the wiring layout in the macro-cell wiring area is increased and the current distribution between the basic cells is equalized.

Inventors

  • 👤 Tetsu Tanizawa
  • 👤 Hitoshi Omichi
  • 👤 Yoshiharu Mitono

Bibliographic Details

Application Number —
Jurisdiction EP
Data Source google_patents
Last Synchronized 2026-10-26 12:26
CPC Classifications
H; H10; H10D; H10D84/00; H10D84/90; H10D84/901; H10D84/01; H10W; H10W20/00; H10W20/40; H10W20/41; H10W20/43

Claims Analysis

Total Claims: 4
Claim 1
Independent Claim 169 words
A semiconductor integrated circuit device comprising a semiconductor substrate; a plurality of macro-cells, each providing a basic logic function; and first wiring means (6-2, 6-3) for interconnecting the plurality of macro-cells to provide a desired function, each of the . plurality of macro-cells comprising at least one basic cell (16,17) comprising a plurality of circuit elements including a plurality of resistor elements (R 1 -R 4 ), and second wiring means for forming an intraconnection of the macro-cell to provide the basic logic function, at least one of the second wiring means,of at least one of the macro-cells which includes a plurality of the basic cells, having first, second and third portions, the first portion (33) connecting the basic cells to each other, the second portion (32,43) connecting the plurality of circuit elements, and the third portion (42) connecting at least one of the plurality of resistor elements in one of the basic cells to at least one of the resistor elements in another one of the basic cells.
Claim 2
Dependent Claim 169 words
A semiconductor integrated circuit device comprising a semiconductor substrate; a plurality of macro-cells, each providing a basic logic function; and first wiring means (6-2, 6-3) for interconnecting the plurality of macro-cells to provide a desired function, each of the . plurality of macro-cells comprising at least one basic cell (16,17) comprising a plurality of circuit elements including a plurality of resistor elements (R 1 -R 4 ), and second wiring means for forming an intraconnection of the macro-cell to provide the basic logic function, at least one of the second wiring means,of at least one of the macro-cells which includes a plurality of the basic cells, having first, second and third portions, the first portion (33) connecting the basic cells to each other, the second portion (32,43) connecting the plurality of circuit elements, and the third portion (42) connecting at least one of the plurality of resistor elements in one of the basic cells to at least one of the resistor elements in another one of the basic cells.
Claim 3
Dependent Claim 53 words
A device according to Claim 1, wherein at least one of the resistor elements (R 4 ) included in one of the plurality of basic cells (16) is connected to at least one of the resistor elements (R 4 ) included in another one (17) of the plurality of basic cells in parallel.
Claim 4
Dependent Claim 58 words
A device according to Claim 1, wherein one of the plurality of resistor elements (R 1 ) in one of the plurality of basic cells (16,17) has a resistance value which is an integral multiple of that of another one of the plurality of resistor elements (R 2 ) in said one of the plurality of basic cells.

References Cited (Backward Citations)

No citation records indexed.

USPTO Annuity & Maintenance Windows

Maintenance schedule is calculated for granted US utility patents.

Assigned Categories & Tags

No categories assigned to this patent yet.

Assign Category Tag