EP0065219A2
Expired / Lapsed
EP
⏱️ 0.0 years remaining
Signal voltage dividing circuit
Assignee: Hitachi Microcomputer System Ltd
•
Filing: 1982-05-05
•
Granted: —
•
Expires: 2002-05-05
Abstract
Abstract A signal voltage dividing circuit in which two switched capacitors (7, 14) each including an input terminal (18, 10), an output terminal (19, 21) and a capacitor (8, 15) connected selectively to the input terminal (18, 10) or the output terminal (19, 21) are connected in series and driven in opposite phase with each other. A holding capacitor (17) is connected between the junction of the two switched capacitors (7, 14) and a reference potential. An input signal is supplied across the two switched capacitors (7, 14) to produce a divided output signal from the junction of the two switched capacitors (7, 14).
Inventors
- 👤 Isao Fukushima
- 👤 Kazuyoshi Kuwahara
- 👤 Hideo Nishijima
- 👤 Yasunori Kobori
- 👤 Keiichi Itoigawa
Bibliographic Details
Application Number
—
Jurisdiction
EP
Data Source
google_patents
Last Synchronized
2026-11-01 03:41
CPC Classifications
H; H03; H03H; H03H19/00; H03H19/004
Claims Analysis
Total Claims: 15
Claim 1
Independent Claim
121 words
A signal voltage dividing circuit comprising: first and second switched capacitors, each having an input terminal, an output terminal and a capacitor connected selectively to said input terminal or said output terminal, and connected in series between a signal input terminal and a reference potential; clock signal generating means for generating a clock signal and thereby driving said first and second switched capacitors in opposite phase with each other; and a holding capacitor connected between the junction of said first and second switched capacitors and said reference potential; an input signal being supplied between said signal input terminal and said reference potential to produce an output signal between said junction of said first and second switched capacitors and said reference potential.
Claim 2
Dependent Claim
121 words
A signal voltage dividing circuit comprising: first and second switched capacitors, each having an input terminal, an output terminal and a capacitor connected selectively to said input terminal or said output terminal, and connected in series between a signal input terminal and a reference potential; clock signal generating means for generating a clock signal and thereby driving said first and second switched capacitors in opposite phase with each other; and a holding capacitor connected between the junction of said first and second switched capacitors and said reference potential; an input signal being supplied between said signal input terminal and said reference potential to produce an output signal between said junction of said first and second switched capacitors and said reference potential.
Claim 3
Dependent Claim
141 words
A signal voltage dividing circuit comprising: first and second switched capacitors each having.an input. terminal, an output terminal and a capacitor connected selectively to said input terminal or output terminal; said first and second switched capacitors being connected in series so that said output terminal of said first switched capacitor is connected to said input terminal of said second switched capacitor; clock pulse generating means for generating clock pulses and thereby driving said first and second switched capacitors in opposite phase with each other; and a holding capacitor connected between the junction of said first and second switched capacitors and a reference potential; an input signal being supplied between said input terminal of said first switched capacitor and said output terminal of said second switched capacitor to produce an output signal from said junction of said first and second switched capacitors.
Claim 4
Dependent Claim
141 words
A signal voltage dividing circuit comprising: first and second switched capacitors each having.an input. terminal, an output terminal and a capacitor connected selectively to said input terminal or output terminal; said first and second switched capacitors being connected in series so that said output terminal of said first switched capacitor is connected to said input terminal of said second switched capacitor; clock pulse generating means for generating clock pulses and thereby driving said first and second switched capacitors in opposite phase with each other; and a holding capacitor connected between the junction of said first and second switched capacitors and a reference potential; an input signal being supplied between said input terminal of said first switched capacitor and said output terminal of said second switched capacitor to produce an output signal from said junction of said first and second switched capacitors.
Claim 5
Dependent Claim
119 words
A signal voltage dividing circuit comprising: first and second switched capacitors each having a first terminal, a second terminal and a capacitor connected selectively to said first or second terminal; clock signal generating means for generating a clock signal and thereby driving said first and second switched capacitors in opposite phase with each other; an input terminal connected to said first terminal of said first switched capacitor; an output terminal connected to said second terminal of said first switched capacitor and said first terminal of said second switched capacitor in common; means for connecting said second terminal of said second switched capacitor to a reference potential; and a holding capacitor connected between said output terminal and said reference potential.
Claim 6
Dependent Claim
119 words
A signal voltage dividing circuit comprising: first and second switched capacitors each having a first terminal, a second terminal and a capacitor connected selectively to said first or second terminal; clock signal generating means for generating a clock signal and thereby driving said first and second switched capacitors in opposite phase with each other; an input terminal connected to said first terminal of said first switched capacitor; an output terminal connected to said second terminal of said first switched capacitor and said first terminal of said second switched capacitor in common; means for connecting said second terminal of said second switched capacitor to a reference potential; and a holding capacitor connected between said output terminal and said reference potential.
Claim 7
Dependent Claim
27 words
A signal voltage dividing circuit according to Claim 3 wherein said second terminal of said second switched capacitor is connected to said reference potential through a capacitor.
Claim 8
Dependent Claim
52 words
A signal voltage dividing circuit according to Claim 3 wherein a switching element which is driven in the same phase as said second switched capacitor is connected between the junction of said second terminal of said first switched capacitor and said first terminal of said second switched capacitor and said output terminal.
Claim 9
Dependent Claim
156 words
A signal voltage dividing circuit comprising: first and second switched capacitors each having an input terminal, an output terminal and a capacitor connected selectively to said input terminal or output terminal; clock signal generating means for generating a clock signal and thereby driving said first and second switched capacitors in opposite phase with each other; a first switching element which is driven by the output signal of said clock signal generating means and connected between said output terminal of said first switched capacitor and said input terminal of said second switched capacitor; and a holding capacitor connected to the junction of said switching element and said input terminal of said second switched capacitor; an input signal being supplied between said input terminal of said first switched capacitor and said output terminal of said second switched capacitor to produce an output from said junction of said switching element and said input terminal of said second switched capacitor.
Claim 10
Dependent Claim
156 words
A signal voltage dividing circuit comprising: first and second switched capacitors each having an input terminal, an output terminal and a capacitor connected selectively to said input terminal or output terminal; clock signal generating means for generating a clock signal and thereby driving said first and second switched capacitors in opposite phase with each other; a first switching element which is driven by the output signal of said clock signal generating means and connected between said output terminal of said first switched capacitor and said input terminal of said second switched capacitor; and a holding capacitor connected to the junction of said switching element and said input terminal of said second switched capacitor; an input signal being supplied between said input terminal of said first switched capacitor and said output terminal of said second switched capacitor to produce an output from said junction of said switching element and said input terminal of said second switched capacitor.
Claim 11
Dependent Claim
61 words
A signal voltage dividing circuit according to Claim 6 wherein a second switching element which is driven in the same phase as said first switching element is connected between said first switching element and said input terminal of said second switched capacitor and said holding capacitor is connected to the junction of said first switching element and said second switching element.
Claim 12
Dependent Claim
171 words
A signal voltage dividing circuit comprising: first and second switched capacitors each having a first terminal, a second terminal, a third terminal and a capacitor connected to said third terminal which is selectively connected to said first or second terminal; clock signal generating means for generating a clock signal and thereby driving said first and second switched capacitor in opposite phase with each other; an output terminal; a switching element which is connected between said output terminal and said third terminal of said second switched capacitor and is driven by the output signal of said clock signal generating means; a holding capacitor connected between said output terminal and a reference potential; means for connecting said second terminal of said first switched capacitor and said first terminal of said second switched capacitor; and a capacitor connected between said second terminal of said second switched capacitor and said reference potential; an input signal being supplied to said first terminal of said first switched capacitor to produce an output signal from said output terminal.
Claim 13
Dependent Claim
171 words
A signal voltage dividing circuit comprising: first and second switched capacitors each having a first terminal, a second terminal, a third terminal and a capacitor connected to said third terminal which is selectively connected to said first or second terminal; clock signal generating means for generating a clock signal and thereby driving said first and second switched capacitor in opposite phase with each other; an output terminal; a switching element which is connected between said output terminal and said third terminal of said second switched capacitor and is driven by the output signal of said clock signal generating means; a holding capacitor connected between said output terminal and a reference potential; means for connecting said second terminal of said first switched capacitor and said first terminal of said second switched capacitor; and a capacitor connected between said second terminal of said second switched capacitor and said reference potential; an input signal being supplied to said first terminal of said first switched capacitor to produce an output signal from said output terminal.
Claim 14
Dependent Claim
190 words
A signal voltage dividing circuit comprising: first and second switched capacitors each including a pair of switching elements which are alternately turned on and off and a capacitor, said capacitor being charged through one switching element of said pair of switching elements when said one switching element is on, while said capacitor being discharged through the other switching element of said pair of switching elements when said other switching element is off; driving means for driving said one switching element of said first switched capacitor and said other switching element of said second switched capacitor in phase and for driving said other switching element of said first switched capacitor and said one switching element of said second switched capacitor; an output terminal connected to said other switching element of said first switched capacitor and said one switching element of said second switched capacitor; and a holding capacitor connected between said output terminal and a reference potential; an input signal being supplied between said one switching element of said first switched capacitor and said other switching element of said second switched capacitor to produce an output signal from said output terminal.
Claim 15
Dependent Claim
190 words
A signal voltage dividing circuit comprising: first and second switched capacitors each including a pair of switching elements which are alternately turned on and off and a capacitor, said capacitor being charged through one switching element of said pair of switching elements when said one switching element is on, while said capacitor being discharged through the other switching element of said pair of switching elements when said other switching element is off; driving means for driving said one switching element of said first switched capacitor and said other switching element of said second switched capacitor in phase and for driving said other switching element of said first switched capacitor and said one switching element of said second switched capacitor; an output terminal connected to said other switching element of said first switched capacitor and said one switching element of said second switched capacitor; and a holding capacitor connected between said output terminal and a reference potential; an input signal being supplied between said one switching element of said first switched capacitor and said other switching element of said second switched capacitor to produce an output signal from said output terminal.
References Cited (Backward Citations)
No citation records indexed.
USPTO Annuity & Maintenance Windows
Maintenance schedule is calculated for granted US utility patents.