Method for manufacturing a hybrid integrated circuit device
Abstract
Abstract A method for manufacturing a hybrid integrated circuit device comprising a step of forming an Al 2 O 3 layer (22) on a metal substrate (21), a step of forming on the Al 2 O 3 layer (22) a resist layer (23) having a pattern opposite to that of a copper layer (24) which will be formed on the Al 2 O 3 layer (22) by a later step, a step of forming the copper layer (24) on the Af 2 0 3 layer (22) using the resist layer (23) as a mask, a step of impregnating thermosetting material into both the Al 2 O 3 layer (22) and the copper layer (24), and a step of providing at least one semiconductor element (26, 27, 28) on the copper layer (24).
Inventors
- 👤 Kenji Nagashima
- 👤 Hiroshi Matsumoto
- 👤 Masataka Tanaka
- 👤 Hirosi Oodaira
- 👤 Nobuo Iwase
Bibliographic Details
Claims Analysis
Total Claims: 7References Cited (Backward Citations)
No citation records indexed.
USPTO Annuity & Maintenance Windows
Maintenance schedule is calculated for granted US utility patents.