Solid-state imaging device

Claim 2

A solid-state imaging device comprising: a photosensing unit having a plurality of picture elements arranged in a matrix form, each of said picture elements including a photo-electric conversion element (1) and a switching insulated gate field effect transistor (2) for reading an optical signal from said photo-electric conversion element; vertical gate lines (6) each connected to the gates of the switching insulated gate field effect transistors for the picture elements on the same row; a vertical shift register (4) for producing vertical scan pulses; a simultaneous two-line selection circuit (11) for simultaneously selecting two of said vertical gate lines to simultaneously read the_two lines; and a buffer circuit (101) inserted between said vertical gate lines and said simultaneous two-line selection circuit for first turning off the vertical gate line for the picture element row which has a coupling capacitance with only one of the two selected vertical gate lines and thereafter turning off the gate vertical line for the picture element row which has coupling capacitances with the two selected vertical gate lines.

Claim 3

A solid-state imaging device according to Claim 1, wherein said buffer circuit includes transfer MOSTs (141 to 146) which are provided for said vertical gate lines (161 to 166), respectively, said transfer MOSTs receiving as gate input pulses the output signals from said simultaneous two-line selection circuit and driven ty drive pulses (P 1 , P 2 ) synchronized with the vertical scan pulses (V 1 , V 2 , V 3 ) from said vertical shift register (121), and reset MOSTs (151 to 156) which are controlled by reset pulses (P 3 , P 4 ) to reset said vertical gate lines.

Claim 4

A solid-state imaging device according to Claim 2, wherein said simultaneous two-line selection circuit is an interlace scanning circuit which rearranges the two vertical gate lines to be selected in each field.

Claim 5

A solid-state imaging device according to Claim 3, wherein said interlace circuit includes first to fourth field switching MOSTs connected to each stage of said vertical shift register, first and second field switching pulses (F 1 , F 2 ) being applied to the pair of said first and second field switching MOSTs (123, 122; 127, 126; 131, 130) and the pair of said third and fourth field switching MOSTs (125, 124; 129, 128), respectively, so that said first and second field switching MOSTs are activated in a first field and said third and fourth field switching MOSTs are activated in a second field, by the vertical scan pulses sequentially produced from said vertical shift register and said first and second field switching pulses, to produce said gate input pulses for said transfer MOSTs of said buffer circuit.

Claim 6

A solid-state imaging device according to Claim -, wherein ones of the sources and drains of said first to feurth field switching MOSTs (124 to 127) provided for each stage of said vertical shift register are connected to the output of a selected stage of said vertical shift register, the others of the sources and drains of the first field switching MOST (123) provided for the preceding vertical shift register stage and of the fourth field switching MOST (124) provided for the selected vertical shift register stage, the others of the sources.and drains of the third and second field switching MOSTs (125, 126) provided for the selected vertical shift register stage, and the others of the sources and drains of the first field switching MOST (127) provided. for the selected vertical shift register stage and of the fourth field switching MOST (128) provided for the next vertical shift register stage are, respectively, connected to the gates of the transfer MOSTs (142, 143, 144) provided for the three successive ones (162, 163, 164) of said vertical gate lines, and said first field switching pulse (F l ) is applied to the gates of said first and second field switching MOSTs while said second field switching pulse (F 2 ) is applied to the gates of said third and fourth field switching MOSTs.

Claim 7

A solid-state imaging device according to Claim 5, wherein ones of the drains and sources of said transfer MOSTs are coupled to said drive pulses (P 1 , P 2 ) while the others of the drains and sources of said transfer MOSTs are connected to said vertical gate lines.

Claim 8

A solid-state imaging device according to Claim 6, wherein the ones of the drains and sources of the transfer MOSTs (142, 144, 146) connected to the odd row vertical gate lines (162, 164, 166) are coupled to a first one (P 1 ) of said drive pulses while the drains (sources) of the transfer MOSTs (141, 143, 145) connected to the even row vertical gate lines are coupled a second one (P 2 ) of said drive pulses, said first and second drive pulses changing from high levels to low levels at different timings.

Claim 9

A solid-state imaging device according to Claim 6, wherein ones of the drains and sources of said reset MOSTs (151 to 156) are connected to said vertical gate lines and the others of the drains and sources of said reset MOSTs are grounded.

Claim 10

A solid-state imaging device according to Claim 8, wherein the gates of the reset MOSTs (152, 154, 156) connected to the odd row vertical gate lines (162, 164, 166) are coupled to a first reset pulse (P 3 ) and the gates of the reset MOSTs connected to the even row vertical gate lines (161, 163, 165) are coupled to a second reset pulse (P 4 ), said first and second reset pulses changing from low levels to high levels at different timings.