← Back to Patent Explorer
EP0051534A2 Expired / Lapsed EP ⏱️ 0.0 years remaining

A method of fabricating a self-aligned integrated circuit structure using differential oxide growth

Assignee: Fairchild Semiconductor Corp
•
Filing: 1981-10-28
•
Granted: —
•
Expires: 2001-10-28
📄 Original PDF 🌐 Google Patents 🔄 Sync Now

Abstract

Abstract A method is provided for creating self-aligned integrated circuit structures using the different oxidation characteristics of lightly doped and heavily doped semiconductor material. By forming heavily doped polycrystalline silicon on the surface of a lightly doped silicon epitaxial layer, and then oxidizing the resulting structure, a thin layer of oxide will be created on the lightly doped epitaxial layer and a thicker layer of oxide on the heavily doped polycrystalline silicon. The structure may then be uniformly etched to remove the oxide from the substrate, but not from the polycrystalline silicon. Impurities are then introduced into the substrate between the regions of polycrystalline silicon and from the regions of polycrystalline silicon to create desired regions in the substrate. The invention is useful for producing more compact transistor structures, and in particular, for producing integrated injection logic structures in which fewer processing steps are needed than in prior art structures.

Inventors

  • 👤 Madhukar B. Vora

Bibliographic Details

Application Number —
Jurisdiction EP
Data Source google_patents
Last Synchronized 2026-10-28 12:28
CPC Classifications
H; H10; H10P; H10P14/00; H10P14/60; H10P14/63; H10P14/6302; H10P14/6304; H10P14/6306; H10P14/6308; H10P14/6309; H10D; H10D64/00; H10D64/20; H10P14/6322; H10P14/65; H10P14/6502; H10P32/00; H10P32/10; H10P32/14; H10P32/1408; H10P32/1414; H10P32/17; H10P32/171; H10P76/00; H10P76/40; H10P95/00

Claims Analysis

Total Claims: 8
Claim 1
Independent Claim 89 words
A method for fabricating an integrated circuit structure characterized by: forming at least one first region of doped semiconductor material on an underlying semiconductor substrate; oxidizing the substrate and each first region to create a layer of oxidized semiconductor material; removing a substantially uniformly thick layer of the oxidized semiconductor material from the substrate and from each first region, the uniform.layer removed being sufficient to expose the substrate but not expose at least one first region; and introducing impurities into the substrate adjacent the at least one first region.
Claim 2
Independent Claim 89 words
A method for fabricating an integrated circuit structure characterized by: forming at least one first region of doped semiconductor material on an underlying semiconductor substrate; oxidizing the substrate and each first region to create a layer of oxidized semiconductor material; removing a substantially uniformly thick layer of the oxidized semiconductor material from the substrate and from each first region, the uniform.layer removed being sufficient to expose the substrate but not expose at least one first region; and introducing impurities into the substrate adjacent the at least one first region.
Claim 3
Dependent Claim 23 words
A method as in claim 1 characterized in that impurities are also introduced into the substrate from the at least one first region.
Claim 4
Dependent Claim 43 words
A method as in claim 1 or 2 characterized in that the at least one first region of doped semiconductor material is first conductivity type and the impurity introduced into the substrate adjacent the at least one first region is opposite conductivity type.
Claim 5
Dependent Claim 45 words
A method as in claim 1, 2 or 3 characterized in that the substrate is a pocket of epitaxial semiconductor material; forming a buried laver of doped semiconductor material beneath the pocket; and surrounding the pocket by an annual shaped region of oxidized semiconductor material.
Claim 6
Independent Claim 29 words
A method as in any one of claims 1 to 4 characterized in that the at least one first region comprises polycrystalline silicon; and the substrate is monocrystalline silicon.
Claim 7
Independent Claim 63 words
A method as in anv one of claims 1 to 5 characterized in that the at least one first region is formed by: depositing a laver of semiconductor material; doping the deposited layer; forming a laver of an oxide of the deposited material on the upper surface thereof; and removing undesired portions of the laver of oxide and the layer of semiconductor material.
Claim 8
Independent Claim 44 words
A method as in any one of claims 4 to 6 characterized in that at least that portion of the epitaxial layer beneath the at least one first region is doped with opposite conductivity type impurity to the remaining portions of the epitaxial layer.

References Cited (Backward Citations)

No citation records indexed.

USPTO Annuity & Maintenance Windows

Maintenance schedule is calculated for granted US utility patents.

Assigned Categories & Tags

No categories assigned to this patent yet.

Assign Category Tag