← Back to Patent Explorer
EP0048885A2 Expired / Lapsed EP ⏱️ 0.0 years remaining

Transistor amplifier arrangement

Assignee: Siemens AG
•
Filing: 1981-09-15
•
Granted: —
•
Expires: 2001-09-15
📄 Original PDF 🌐 Google Patents 🔄 Sync Now

Abstract

Abstract Translated from German Die Erfindung betrifft eine Transistor-Schaltung mit erhöhtem Ausgangswiderstand, bei der wenigstens zwei Transistoren (T 1 , T 2 ) in Reihe liegen. Zwischen den Eingangs- und/oder Steuerelektroden der Transistoren (T 1 , T 2 ) befinden sich Widerstände oder Dioden (D,), die den Ausganswiderstand der Schaltung erhöhen, um so eine Stromquelle mit hohem Innenwiderstand zu schaffen. The invention relates to a transistor circuit with increased output resistance, in which at least two transistors (T 1 , T 2 ) are connected in series. Between the input and / or control electrodes of the transistors (T 1 , T 2 ) there are resistors or diodes (D,) which increase the output resistance of the circuit so as to create a current source with high internal resistance.

Inventors

  • 👤 Felix Dipl.-Phys. Petz

Bibliographic Details

Application Number —
Jurisdiction EP
Data Source google_patents
Last Synchronized 2026-10-27 04:31
CPC Classifications
H; H03; H03F; H03F1/00; H03F1/56; H03F3/00; H03F3/04; H03F3/16; H03F3/165

Claims Analysis

Total Claims: 0
No claims parsed yet. Click Sync Now above to re-index claims from Google Patents.

References Cited (Backward Citations)

No citation records indexed.

USPTO Annuity & Maintenance Windows

Maintenance schedule is calculated for granted US utility patents.

Assigned Categories & Tags

No categories assigned to this patent yet.

Assign Category Tag