← Back to Patent Explorer
EP0048816A2 Expired / Lapsed EP ⏱️ 0.0 years remaining

Virtual memory microcomputer architecture

Assignee: Texas Instruments Inc
•
Filing: 1981-08-19
•
Granted: —
•
Expires: 2001-08-19
📄 Original PDF 🌐 Google Patents 🔄 Sync Now

Abstract

Abstract A microcomputer system has a microprocessor (25) whose functions are implemented by instructions and data from a directly connected random access memory (RAM) (12). The capacity of the RAM is less than the typical total instruction list for the microprocessor. A read-only mass memory (14) is connected to the RAM and has permanently stored instructions set therein for the microprocessor. A controller (20a, 20b) controls the flow of instructions from the mass memory to the RAM as required and also controls the flow of instructions and data between the RAM and microprocessor. The instructions from the mass memory are overlayed in the RAM in areas no longer required for instruction execution (Fig. 1).

Inventors

  • 👤 David S. Laffitte
  • 👤 Charles W. Skelton
  • 👤 Patricia L. Roddy
  • 👤 David L. Flower

Bibliographic Details

Application Number —
Jurisdiction EP
Data Source google_patents
Last Synchronized 2026-10-24 05:01
CPC Classifications
G; G06; G06F; G06F9/00; G06F9/06; G06F9/44; G06F9/445; G06F9/44557; G06F12/00; G06F12/02; G06F12/06; G06F12/0638

Claims Analysis

Total Claims: 13
Claim 1
Independent Claim 152 words
A terminal having input/output means for transmission of electronic signals comprising: (a) processor means connected to control the input/output means; (b) main memory means connected to the input/output means for receiving electronic signals therefrom and for storing the signals as data and instructions, and also connected to the processor means for receiving data therefrom and for providing data and instructions thereto; (c) read-only mass memory means having processor instructions permanently stored therein, connected to the main memory means for transferring selected instructions to the main memory means for subsequent transfer to the processor means when required; and (d) control means connected to the processor means, to the main memory means and to the read-only mass memory means for controlling the transfer of instructions from the read-only mass memory means to the main memory means and for controlling the flow of data and instructions between the main memory means and the processor means.
Claim 2
Dependent Claim 152 words
A terminal having input/output means for transmission of electronic signals comprising: (a) processor means connected to control the input/output means; (b) main memory means connected to the input/output means for receiving electronic signals therefrom and for storing the signals as data and instructions, and also connected to the processor means for receiving data therefrom and for providing data and instructions thereto; (c) read-only mass memory means having processor instructions permanently stored therein, connected to the main memory means for transferring selected instructions to the main memory means for subsequent transfer to the processor means when required; and (d) control means connected to the processor means, to the main memory means and to the read-only mass memory means for controlling the transfer of instructions from the read-only mass memory means to the main memory means and for controlling the flow of data and instructions between the main memory means and the processor means.
Claim 3
Dependent Claim 12 words
The terminal of Claim 1 wherein the processor means comprises a microprocessor.
Claim 4
Dependent Claim 15 words
The terminal of Claim 2 wherein the main memory means comprises a random access memory.
Claim 5
Dependent Claim 24 words
The terminal of Claim 3 wherein the main memory means further comprises a read-only memory means for permanently storing start-up instructions for the microprocessor.
Claim 6
Dependent Claim 34 words
The terminal of Claim 3 wherein the control means comprises: (d) (i) main memory addressing circuitry for addressing the random access memory; and (ii) mass memory addressing circuitry for addressing the read-only mass memory.
Claim 7
Dependent Claim 30 words
The terminal to Claims 3, 4 or 5 wherein the random access memory has a storage capacity less than the number of instructions stored in the read-only mass memory means.
Claim 8
Dependent Claim 143 words
Microcomputer means for use in data processing apparatus, having input(output means, comprising: (a) a microprocessor; (b) main memory means connected to the input/output means for receiving electronic signals therefrom and for storing the signals as data and instructions, and also connected to the microprocessor for receiving data therefrom and for providing data and instructions thereto; (c) read-only mass memory means having microprocessor instructions permanently stored therein, connected to the main memory means for transferring selected instructions to the main memory means for subsequent transfer to the microprocessor when required; and (d) control means connected to the microprocessor, to the main memory means and to the read-only mass memory means for controlling the transfer of instructions from the read-only mass memory means to the main memory means and for controlling the flow of data and instructions between the main memory means and the microprocessor.
Claim 9
Dependent Claim 143 words
Microcomputer means for use in data processing apparatus, having input(output means, comprising: (a) a microprocessor; (b) main memory means connected to the input/output means for receiving electronic signals therefrom and for storing the signals as data and instructions, and also connected to the microprocessor for receiving data therefrom and for providing data and instructions thereto; (c) read-only mass memory means having microprocessor instructions permanently stored therein, connected to the main memory means for transferring selected instructions to the main memory means for subsequent transfer to the microprocessor when required; and (d) control means connected to the microprocessor, to the main memory means and to the read-only mass memory means for controlling the transfer of instructions from the read-only mass memory means to the main memory means and for controlling the flow of data and instructions between the main memory means and the microprocessor.
Claim 10
Dependent Claim 15 words
The microcomputer of Claim 7 wherein the main memory mass comprises a random access memory.
Claim 11
Dependent Claim 24 words
The microcomputer of Claim 7 wherein the main memory means further comprises a read-only memory means for permanently storing start-up instructions for the microprocessor.
Claim 12
Dependent Claim 34 words
The microprocessor of Claim 7 wherein the control means comprises: (d) (i) main memory addressing circuitry for addressing the random access memory; and (ii) mass memory addressing circuitry for addressing the read-only mass memory.
Claim 13
Dependent Claim 30 words
The microcomputer of Claims 8, 9 or 10 wherein the random access memory has a storage capacity less than the number of instructions stored in the read-only mass memory means.

References Cited (Backward Citations)

No citation records indexed.

USPTO Annuity & Maintenance Windows

Maintenance schedule is calculated for granted US utility patents.

Assigned Categories & Tags

No categories assigned to this patent yet.

Assign Category Tag