Digital receiver
Abstract
Abstract A fully digitised receiver comprising oscillator (2), mixer (1), IF filter (3) and demodulator (demod) is described which operates by the quadrature method. The oscillator frequency is selected to be equal to the received frequency. All units have their own, partially multiple processors and memory units. The low-pass units of the IF filter (3) consist of the cascading of a transversal (transv. TP) and a recursive (rek. TP) filter. After the transversal filter, the sampling rate is reduced. The transversal and/or the recursive filter can also consist of several stages with the sampling rate decreasing in each case. The transversal filter advantageously exhibits a large form factor whilst the recursive filter determines the final form factor of the IF filter (2). The digital receiver corresponds to the requirements for economy of multiplication and freedom from loops in the time-critical processor sections. It is suitable for input bandwidths of up to 50 MHz as soon as a speed-power product of 30 fJ becomes feasible. <IMAGE>
Inventors
- 👤 Wolfgang Dr.-Ing. Schaller
Bibliographic Details
Claims Analysis
Total Claims: 0References Cited (Backward Citations)
USPTO Annuity & Maintenance Windows
Maintenance schedule is calculated for granted US utility patents.