EP0032018A1
Expired / Lapsed
EP
⏱️ 0.0 years remaining
Semiconductor integrated circuit device
Assignee: Fujitsu Ltd
•
Filing: 1980-12-17
•
Granted: —
•
Expires: 2000-12-17
Abstract
Abstract The gate of an insulated gate type transistor T2 of an internal circuit A of the device is protected against high voltage applied to an input terminal IN by a protective circuit B of the device. In the protective circuit B, a resistor R1 is connected between the input terminal IN and the gate of transistor T2. An MIS type transistor T5 has its drain or source connected to the gate of transistor T2 and its source or drain grounded. A capacitor C1 is connected between the gate of transistor T5 and input terminal IN. A resistor R2 is connected between the gate of transistor T5 and ground.
Inventors
- 👤 Nobuo Sasaki
Bibliographic Details
Application Number
—
Jurisdiction
EP
Data Source
google_patents
Last Synchronized
2026-10-31 06:16
CPC Classifications
H; H10; H10D; H10D89/00; H10D89/60; H10D89/601; H10D84/00; H10D84/80; H10D84/811
Claims Analysis
Total Claims: 12
Claim 1
Independent Claim
114 words
A semiconductor integrated circuit device,laving an element to be protected, characterised in that the device comprises a first resistive element interposed between an input terminal and the element to be protected, an insulated gate type transistor of which one of the drain and source regions is connected to the element to be protected, and theother of the drain and source regions is connected to a ground line (a line which is grounded when the device is in use), a capacitor interposed between the gate electrode of the insulated gate type transistor and the input terminal, and a second resistive element interposed between the gate of the insulated gate type transistor and a ground line.
Claim 2
Dependent Claim
114 words
A semiconductor integrated circuit device,laving an element to be protected, characterised in that the device comprises a first resistive element interposed between an input terminal and the element to be protected, an insulated gate type transistor of which one of the drain and source regions is connected to the element to be protected, and theother of the drain and source regions is connected to a ground line (a line which is grounded when the device is in use), a capacitor interposed between the gate electrode of the insulated gate type transistor and the input terminal, and a second resistive element interposed between the gate of the insulated gate type transistor and a ground line.
Claim 3
Dependent Claim
42 words
A device as claimed in claim 1, wherein the element to be protected is an element of an internal circuit of the device, and the said insulated gate type transistor is fabricated in the same manner as transistors of the internal circuit.
Claim 4
Dependent Claim
20 words
A device as claimed in claim 1 or 2, wherein the insulated gate type transistor is an MIS type transistor.
Claim 5
Dependent Claim
27 words
A device as claimed in claim 1, 2 or 3, wherein the second resistive element is a resistor or a diode or a diode of reverse polarity.
Claim 6
Independent Claim
19 words
A device as claimed in any preceding claim, wherein the-element to be protected is an insulated gate type transistor.
Claim 7
Independent Claim
12 words
A device as claimed in any preceding claim, having an SOS structure.
Claim 8
Dependent Claim
59 words
A device as claimed in claim 3, or any of . claims 4 to 6 read as appended to claim 3, wherein the MIS transistor is a "stacked gate" type transistor comprising a silicon island, source and drain regions, a silicon gate.with a gate insulating layer of silicon dioxide and a layer of phospho-silicate glass and an aluminium electrode.
Claim 9
Independent Claim
38 words
A device as claimed in any preceding claim, wherein the first resistive element has a low resistance of the order of 1 kΩ and the second resistive element has a high resistance of the order of 1 MΩ.
Claim 10
Dependent Claim
35 words
A device as claimed in claim 3, or 7, or any of claims 4 to 6 and 8 read as appended to claim 3, wherein the MIS transistor is an N-channel silicon gate MOS transistor.
Claim 11
Dependent Claim
156 words
A semiconductor integrated circuit device having an internal circuit and a protective circuit for protecting an element of the internal circuit, for example an input gate of an insulated gate type transistor of the internal circuit, against high voltage, for example fabricated with a silicon-on-sapphire (SOS) structure, characterised in that a transistor of the protective circuit is an insulated gate type transistor, for example fabricated in the same manner as transistors of the internal circuit, the gate of which is grounded- through a resistor or a diode of reverse polarity, with a metal electrode provided on the gate via an insulation layer, the metal electrode being arranged to receive an input signal, with one of the source and drain regions of the transistor being grounded, and the other of the source and drain regions being arranged to receive the input signal, the element to be protected being arranged to receive the input signal through a resistor.
Claim 12
Dependent Claim
156 words
A semiconductor integrated circuit device having an internal circuit and a protective circuit for protecting an element of the internal circuit, for example an input gate of an insulated gate type transistor of the internal circuit, against high voltage, for example fabricated with a silicon-on-sapphire (SOS) structure, characterised in that a transistor of the protective circuit is an insulated gate type transistor, for example fabricated in the same manner as transistors of the internal circuit, the gate of which is grounded- through a resistor or a diode of reverse polarity, with a metal electrode provided on the gate via an insulation layer, the metal electrode being arranged to receive an input signal, with one of the source and drain regions of the transistor being grounded, and the other of the source and drain regions being arranged to receive the input signal, the element to be protected being arranged to receive the input signal through a resistor.
References Cited (Backward Citations)
US3757145A
Cited
JPS5372472A
Cited
USPTO Annuity & Maintenance Windows
Maintenance schedule is calculated for granted US utility patents.