← Back to Patent Explorer
EP0029331A1 Expired / Lapsed EP ⏱️ 0.0 years remaining

Inter-subsystem communication system

Assignee: Fujitsu Ltd
•
Filing: 1980-11-11
•
Granted: —
•
Expires: 2000-11-11
📄 Original PDF 🌐 Google Patents 🔄 Sync Now

Abstract

Abstract The communication system connects sender subsystem 1 to receiver subsystem 2 through a communication path 15, 16 for transfer of data. The sender subsystem has sending buffers 11,13, a sending buffer address table BAT 9, and a buffer control block BCB 7, in a main storage. The receiver subsystem has receiver buffers 12,14, a receiver buffer address table BAT 10, and a buffer control block BCB 8, in a main storage. When data is to be transferred the buffer control block BCB 7 designates buffer address table BAT 9 and an enqueue pointer in BCB 7 designates an entry in BAT 9 which designates a buffer 11, 13 from which data to be transferred is sent through a sender sub-channel to a receiver sub-channel to a designated buffer 12,14 of the receiver subsystem.

Inventors

  • 👤 Takamitsu Tsuchimoto
  • 👤 Saburo Kaneda
  • 👤 Tatsushi Miyazawa
  • 👤 Toshio Shimada
  • 👤 Hideo Suzuki
  • 👤 Mitsuru Sanagi
  • 👤 Kaoru Hiraoka

Bibliographic Details

Application Number —
Jurisdiction EP
Data Source google_patents
Last Synchronized 2026-10-30 12:49
CPC Classifications
G; G06; G06F; G06F13/00; G06F13/10; G06F13/12; G06F13/122; G06F15/00; G06F15/16; G06F15/163; G06F15/17

Claims Analysis

Total Claims: 11
Claim 1
Independent Claim 308 words
An inter-subsystem communication system for a data processing system comprising first and second subsystems, characterised in that the first subsystem is a sender subsystem having n sender buffers on a main storage and the second subsystem is a receiver subsystem having m receiving buffers on a main storage, in that the sender subsystem has a sending buffer address table, having n entries, while the receiver . subsystem has a receiving buffer address table, having m entries, on respective main storages, each of said entries containing header address information for a corresponding sending or receiving buffer and length information or final address information for the corresponding buffer, in that the sender subsystem has a buffer control block, including the header address of the sending buffer address table, the number of entries of the sending buffer address table, an enqueue pointer which indicates the address of an entry in the sending buffer address table relating to data to be enqueued next, and a dequeue pointer which indicates the address of an entry in the sending buffer address table relating to data to be dequeued next, on main storage or on a register of the sender subsystem, the receiver subsystem has a buffer control block, including the header address of the receiving buffer address table, the number of entries of the receiving buffer address table, an enqueue pointer which indicates the address of an entry futhe receiving buffer address table relating to data to be enqueued next, and a dequeue pointer which indicates the address of an entry in the receiving buffer address table relating to data to be dequeued next, on main storage or on a register of the receiver subsystem, and in that there is provided a communication path for transferring data stored in a sending buffer of the sender subsystem to a receiving buffer of the receiver subsystem.
Claim 2
Dependent Claim 308 words
An inter-subsystem communication system for a data processing system comprising first and second subsystems, characterised in that the first subsystem is a sender subsystem having n sender buffers on a main storage and the second subsystem is a receiver subsystem having m receiving buffers on a main storage, in that the sender subsystem has a sending buffer address table, having n entries, while the receiver . subsystem has a receiving buffer address table, having m entries, on respective main storages, each of said entries containing header address information for a corresponding sending or receiving buffer and length information or final address information for the corresponding buffer, in that the sender subsystem has a buffer control block, including the header address of the sending buffer address table, the number of entries of the sending buffer address table, an enqueue pointer which indicates the address of an entry in the sending buffer address table relating to data to be enqueued next, and a dequeue pointer which indicates the address of an entry in the sending buffer address table relating to data to be dequeued next, on main storage or on a register of the sender subsystem, the receiver subsystem has a buffer control block, including the header address of the receiving buffer address table, the number of entries of the receiving buffer address table, an enqueue pointer which indicates the address of an entry futhe receiving buffer address table relating to data to be enqueued next, and a dequeue pointer which indicates the address of an entry in the receiving buffer address table relating to data to be dequeued next, on main storage or on a register of the receiver subsystem, and in that there is provided a communication path for transferring data stored in a sending buffer of the sender subsystem to a receiving buffer of the receiver subsystem.
Claim 3
Dependent Claim 83 words
A communication system as claimed in claim 1, characterised in that one indicator bit for requesting interruption in the receiver system is provided in each entry of the sending buffer address table, and the communication system being operable so that when a sender subsystem program sets that indicator bit the receiver subsystem is informed of an interruption via the communication path when the contents of a sender buffer specified by the entry concerned are transferred to a receiving buffer of the receiver subsystem.
Claim 4
Dependent Claim 79 words
A communication system as claimed in claim 1 or 2, characterised in that one indicator bit for requesting interruption in the sender subsystem is provided at each entry of the sending buffer address table, and the communication system being operable so that when a sender subsystem program sets that bit, the sender subsystem is informed of an interruption when the contents of a sender buffer indicated by the entry are transferred to a receiving buffer of the receiver subsystem.
Claim 5
Dependent Claim 113 words
A communication system as claimed in claim 1, 2 or 3, characterised in that the sender subsystem and receiver subsystem are connected via the communication path, which communication path enters, if it is in a stop mode, an operative mode by means of I/O start instructions issued by both sender and receiver subsystems, whereafter operations for transferring data in a sending buffer to a receiving buffer are continued until an I/O stop instruction is issued by one of the sender and receiver subsystems, or until no send request is issued from the sending side for a specified period, or until any cause which makes transfer operation impossible is detected in the communication path.
Claim 6
Dependent Claim 108 words
A communication system as claimed in any one of claims 1 to 4, characterised in that when the communication path is in the operative mode, programs write data into a sending buffer indicated by the enqueue pointer of the sending buffer control block, without indicating data transfer to the relevant communication path using an SIO instruction, and simultaneously indicate data transfer to the , communication path by updating the enqueue pointer, and the dequeue pointer of the sending buffer control block is compared with the enqueue pointer to start data transfer when non-coincidence is detected, and in that the dequeue pointer is updated when data transfer is complete.
Claim 7
Dependent Claim 31 words
A communication system as claimed in any preceding claim, wherein the sender subsystem is equipped also as a receiver subsystem and the receiver subsystem is equipped also as a sender subsystem.
Claim 8
Dependent Claim 13 words
A sender subsystem for a communication system as claimed in any preceding claim.
Claim 9
Dependent Claim 13 words
A receiver subsystem for a communication system as claimed in any preceding claim,.
Claim 10
Dependent Claim 27 words
A communication system as claimed in any one of claims 1 to 6, wherein the sender and receiver subsystems operate under control of respective independent operating systems.
Claim 11
Dependent Claim 27 words
A communication system as claimed in any one of claims 1 to 6, wherein the sender and receiver subsystems operate under control of a common operating system.

References Cited (Backward Citations)

US3487370A Cited
US4065810A Cited

USPTO Annuity & Maintenance Windows

Maintenance schedule is calculated for granted US utility patents.

Assigned Categories & Tags

No categories assigned to this patent yet.

Assign Category Tag