EP0025684A2
Expired / Lapsed
EP
⏱️ 0.0 years remaining
Audio signal recognition computer
Assignee: Scott Technologies Inc
•
Filing: 1980-09-09
•
Granted: —
•
Expires: 2000-09-09
Abstract
Abstract A signal encoder and classifier particularly adapted to speech recognition includes a circularly addressed buffer (26, 104) which is independently addressed by a new data writing address system (112, 102, 114, 118, 128, 130, 132, 134, 142) and a buffered data reading system (150, 152, 154, 156, 158, 160, 162, 164, 166) so that writing and reading of data may be accomplished on a time shared basis. This time shared operation permits serial writing and reading of the pattern data 112 without interrupting income signal storage. The writing data address system addresses the data into the buffer in a circular fashion while the reading data address system utilizes stored addresses (122, 124, 136, 138, 140) identifying the beginning and end of the signal patterns for addressing sequential patterns from the buffer.
Inventors
- 👤 Byung H. An
Bibliographic Details
Application Number
—
Jurisdiction
EP
Data Source
google_patents
Last Synchronized
2026-10-26 01:53
CPC Classifications
G; G10; G10L; G10L25/00; G10L25/78; G10L25/87; G10L15/00; G10L15/28; G10L15/285
Claims Analysis
Total Claims: 22
Claim 1
Independent Claim
221 words
A signal pattern encoder including a transducer (10), a signal processing assembly (16) coupled to the output of said transducer for providing spectrum samples representative of the signal output of said transducer and a timing and control assembly connected to said signal processing assembly, characterised by event encoding logic means (24) coupled to the output of said signal processing assembly and also coupled to said timing and control assembly for computing the difference between a current spectrum sample and the last previous spectrum sample accepted by said event encoding logic means; means (24) responsive to said event encoding means for rejecting said current spectrum sample if-said difference is below a predetermined value; means (27) responsive to said event encoding means for encoding said current spectrum sample into a binary signal if said difference is above said predetermined value; circular buffer means (26,104) connected to said encoding means for continuously storing said encoded spectrum samples within said data buffer; an event detector (32,122,138) connected to said circular buffer means and responsive to said event encoding logic means for determining the boundaries of a particular event, and for storing the buffer locations of said boundaries; and means (150) connected to said circular-buffer means and responsive to said event detector for reading data relating to said particular event from said circular buffer means (26,104).
Claim 2
Dependent Claim
221 words
A signal pattern encoder including a transducer (10), a signal processing assembly (16) coupled to the output of said transducer for providing spectrum samples representative of the signal output of said transducer and a timing and control assembly connected to said signal processing assembly, characterised by event encoding logic means (24) coupled to the output of said signal processing assembly and also coupled to said timing and control assembly for computing the difference between a current spectrum sample and the last previous spectrum sample accepted by said event encoding logic means; means (24) responsive to said event encoding means for rejecting said current spectrum sample if-said difference is below a predetermined value; means (27) responsive to said event encoding means for encoding said current spectrum sample into a binary signal if said difference is above said predetermined value; circular buffer means (26,104) connected to said encoding means for continuously storing said encoded spectrum samples within said data buffer; an event detector (32,122,138) connected to said circular buffer means and responsive to said event encoding logic means for determining the boundaries of a particular event, and for storing the buffer locations of said boundaries; and means (150) connected to said circular-buffer means and responsive to said event detector for reading data relating to said particular event from said circular buffer means (26,104).
Claim 3
Dependent Claim
70 words
A signal pattern encoder according to claim 1 additionally characterised by means (148) for time sharing the interface between said current spectrum sample encoding means (27), said data reading means (150) and said circular buffer means (26,104) to permit said current sample encoding means (27) and said reading means (150) to write and read, respectively, data in different locations of said circular buffer means (26,104) on a time shared basis.
Claim 4
Dependent Claim
33 words
A signal pattern encoder according to claim 1 or 2 characterised in that the event detector (32,122, 138) is responsive to the beginning and end of signal patterns provided by the transducer (10).
Claim 5
Dependent Claim
62 words
A signal pattern encoder according to claim 1 wherein said event detector (32,122,138) is further characterised by means (32) for counting sequential outputs of said event encoding means (24) relating to current spectrum samples wherein said difference is above said predetermined value; and means (32) responsive to said counting means reaching a predetermined count for determining the beginning of said particular event.
Claim 6
Dependent Claim
62 words
A signal pattern encoder according to claim 3 wherein said event detector (32,122,138) is further characterised by a counter (32) responsive to said event encoding logic means for counting sequential current spectrum samples wherein said difference is below said predetermined value; and means (32) responsive to said counting means reaching a second predetermined value for determining the end of said particular event.
Claim 7
Dependent Claim
38 words
A signal pattern encoder according to claim 1 characterised in that said circular buffer means (26, 104) provides sufficient storage for storing each of said encoded spectrum samples of the longest expected signal pattern provided by said transducer.
Claim 8
Dependent Claim
60 words
A signal pattern encoder according to claim 1 wherein said event detector (32,122,138) comprises first register means (122) for storing the buffer location of the beginning of data in said buffer (26,104) relating to said-specific event; and second register means (138) for storing the buffer location of the end of data in said buffer (26,104) relating to said specific event.
Claim 9
Dependent Claim
71 words
A signal pattern encoder according to claim 7 additionally comprising third register means (124) connected to said first register means (122) for storing the buffer location of beginning of data in said buffer (26,104) relating to additiunal specific events; and fourth register means (140) connected to said second register means (138) for storing the buffer location of the end of data in said buffer (26,104) relating to said additional specific events.
Claim 10
Dependent Claim
96 words
A signal pattern encoder according to claim 1 further comprising means (128) for storing the address of the last location of said circular data buffer; means (118) for identifying the address of the location of said circular buffer (26,104) currently storing said encoded spectrum samples from said encoding means (27); means (130) for comparing the data in said address storing means with the data in said address identifying means; and means (116,130) responsive to said comparing means (130) for entering binary data from said encoding means (27) into the first location of said data buffer (26,104).
Claim 11
Dependent Claim
131 words
Apparatus for identifying signal patterns by comparing such patterns with a plurality of stored reference patterns, characterised by means (10,12,14, 16,18,20,22,24,27,32) for sampling said signal patterns and for producing plural digital data representative of plural signal pattern samples of each such pattern; a data buffer (26,104); means (112,102,114,118,128,130, 132,134,142) for loading said plural digital data into said data buffer (26, 104) beginning at a first time; means (150,152,154,156,158,160,162,164,116) for reading said plural digital data from said data buffer (26,104) beginning at a second time, said second time being later than said first time by a variable amount which may be independent of the length of said signal pattern; a second buffer (36) storing reference patterns; and means (36) for comparing data from said reading means with data in said second buffer.
Claim 12
Dependent Claim
131 words
Apparatus for identifying signal patterns by comparing such patterns with a plurality of stored reference patterns, characterised by means (10,12,14, 16,18,20,22,24,27,32) for sampling said signal patterns and for producing plural digital data representative of plural signal pattern samples of each such pattern; a data buffer (26,104); means (112,102,114,118,128,130, 132,134,142) for loading said plural digital data into said data buffer (26, 104) beginning at a first time; means (150,152,154,156,158,160,162,164,116) for reading said plural digital data from said data buffer (26,104) beginning at a second time, said second time being later than said first time by a variable amount which may be independent of the length of said signal pattern; a second buffer (36) storing reference patterns; and means (36) for comparing data from said reading means with data in said second buffer.
Claim 13
Dependent Claim
35 words
Apparatus for identifying signal patterns according to claim 10 characterised in that said second time is later than said first time by an amount determined by the history of pattern sizes preceding said signal pattern.
Claim 14
Dependent Claim
24 words
Apparatus for identifying signal patterns according to claim 10, additionally characterised by means (148) for time sharing said loading means and said reading means.
Claim 15
Dependent Claim
178 words
Apparatus for identifying signal patterns by comparing plural data elements identifying such patterns with plural data elements identifying a stored reference pattern, the apparatus being characterised by a first buffer (26, 104) storing said plural data elements identifying signal patterns; a second buffer (36) storing said plural data elements identifying a reference pattern; a first register (124) for storing locations in said first buffer (26,104) at which said plural data elements identifying signal patterns begin; a second register (140) for storing locations in said first buffer (26,104) at which said plural data elements identifying signal patterns end; first addressing means (118) for placing plural data elements identifying said signal patterns in said first buffer (26,104), in squential order, as said plural data elements are received; second addressing means (150) for reading plural data elements identifying said signal patterns from said first buffer (26, 104) in response to the locations stored in said first and second registers; and means (36) for comparing said plural data elements read by second addressing means with data elements stored in said second buffer.
Claim 16
Dependent Claim
178 words
Apparatus for identifying signal patterns by comparing plural data elements identifying such patterns with plural data elements identifying a stored reference pattern, the apparatus being characterised by a first buffer (26, 104) storing said plural data elements identifying signal patterns; a second buffer (36) storing said plural data elements identifying a reference pattern; a first register (124) for storing locations in said first buffer (26,104) at which said plural data elements identifying signal patterns begin; a second register (140) for storing locations in said first buffer (26,104) at which said plural data elements identifying signal patterns end; first addressing means (118) for placing plural data elements identifying said signal patterns in said first buffer (26,104), in squential order, as said plural data elements are received; second addressing means (150) for reading plural data elements identifying said signal patterns from said first buffer (26, 104) in response to the locations stored in said first and second registers; and means (36) for comparing said plural data elements read by second addressing means with data elements stored in said second buffer.
Claim 17
Dependent Claim
65 words
Apparatus for identifying signal patterns according to claim 13 characterised in that said second addressing means further comprisies second means (152) for comparing the address of said first buffer at which a data element is being read with said second register; and means (154) responsive to said second comparing means for addressing the data elements of a new signal pattern in said first buffer (26,104).
Claim 18
Dependent Claim
45 words
Apparatus for identifying signal patterns according to` claim 13, additionally characterised by means (130) for returning said first addressing means (118) to the first location in said first buffer (26,104) when said first addressing means (118) reaches the last location in said first buffer (26,104).
Claim 19
Dependent Claim
96 words
A signal pattern classifying system characterised by a buffer (26,104); means (27,32) for generating data groups identifying said signal patterns; means (102,112,114,118,128,130,132,134,142) for serially storing data in said groups identifying a plurality of such signal patterns in said buffer (26,104); means (122,124,136,138,140) for identifying the location of each of said data groups in said buffer; means (116,150,152,154,156,158,160,162,164) for serially reading said data in said groups from said buffer (26,104), said means responsive to said identifying means for locating said data in said groups; and means (36) responsive to said reading means for classifying said signal patterns.
Claim 20
Dependent Claim
96 words
A signal pattern classifying system characterised by a buffer (26,104); means (27,32) for generating data groups identifying said signal patterns; means (102,112,114,118,128,130,132,134,142) for serially storing data in said groups identifying a plurality of such signal patterns in said buffer (26,104); means (122,124,136,138,140) for identifying the location of each of said data groups in said buffer; means (116,150,152,154,156,158,160,162,164) for serially reading said data in said groups from said buffer (26,104), said means responsive to said identifying means for locating said data in said groups; and means (36) responsive to said reading means for classifying said signal patterns.
Claim 21
Dependent Claim
32 words
A signal pattern classifying system according to claim 16 characterised in that said serial storing means stores data in said groups while said serial reading means simultaneously reads data in said groups.
Claim 22
Dependent Claim
30 words
A signal pattern classifying system according to claim 17 characterised in that said serial storing means and said serial reading means operate on said buffer on a time shared basis.
References Cited (Backward Citations)
No citation records indexed.
USPTO Annuity & Maintenance Windows
Maintenance schedule is calculated for granted US utility patents.