Circuit for controlling the output voltage of a switching converter
Abstract
Abstract 1. A circuit arrangement for regulating the output voltage of a single pulse flow converter having a free-running diode (D2) and a choke (L) connected thereto in the main circuit, and comprising an electronic switch (Ts) whose switching path is arranged between the input and output of the converter, and comprising a control device connected preceding the control path of the electronic switch (Ts), contains a bistable fli-flop (K) and serves to control the pulse width, where the bistable flip-flop (K) can be set by timing pulses (T) of a pulse generator and reset by disconnecting pulses which are transmitted by a threshold switch (S) which is controlled by measured variables and contains a comparison voltage source (UREF ), characterized in that the capacitor (Cv ) of a series capacitor-resistor combination (Cv , Rv ) connected at the output (a, b) of the converter, and a comparison voltage source (UREF ) are connected to the same terminal of the output (a, b), (a in Figure 1 ; b in Figure 2), which forms a reference point, that the terminal of the capacitor (Cv ) carrying voltage in comparison to the reference point is coupled to the measured variable input (-) by means of a voltage divider (RT1 , RT2 ) and the terminal of the chocke (L) connected to the free-running diode (D2) is led to the measured variable input (-) of the threshold switch (S) by means of a further resistor (RD ), that the resistance (RT2 ) of the voltage divider (RT1 , RT2 ) arranged between the voltage-carrying terminal of the capacitor (Cv ) and the threshold switch (S) is brigged by a capacitor (CD ) whose capacitance is dimensioned so as to be considerably smaller than the capacitance of the capacitor (C) of the series capacitor-resistor combination, and that the value of the resistance (Rv ) of the series capacitor-resistor combination (Cv , Rv ) is dimensioned to be essentially smaller, in particular by at least one order of magnitude, than the value of the resistance (RT1 , RT2 ) of the voltage divider.
Inventors
- 👤 Bogdan Dipl.-Ing. Brakus
Bibliographic Details
Claims Analysis
Total Claims: 0References Cited (Backward Citations)
USPTO Annuity & Maintenance Windows
Maintenance schedule is calculated for granted US utility patents.